Paper | Title | Other Keywords | Page |
---|---|---|---|
MOCB02 | A Generic BPM Electronics Platform for European XFEL, SwissFEL and SLS | electronics, cavity, interface, FEL | 11 |
|
|||
Funding: Work supported by Swiss State Secretariat for Education and Research SER PSI is currently developing the 2nd generation of a generic modular electronics platform for linac and storage ring BPMs and other beam diagnostics systems. The first platform, developed in 2004 and based on a generic digital back-end with Xilinx Virtex 2Pro FPGAs, is currently used at PSI for proton accelerator BPMs, resonant stripline BPMs at the SwissFEL test injector facility, and a number of other diagnostics and detector systems. The 2nd platform will be employed e.g. for European XFEL BPMs, a new SLS BPM system, and the SwissFEL BPM system. This paper gives an overview of the architecture, features and applications of the new platform, including interfaces to control, timing and feedback systems. Differences and synergies of the different BPM and non-BPM applications will be discussed. |
|||
![]() |
Slides MOCB02 [2.440 MB] | ||
MOPA12 | Characterization of a Wide Dynamic-range, Radiation-tolerant Charge-digitizer ASIC for Monitoring of Beam Losses | radiation, operation, detector, monitoring | 74 |
|
|||
An Application Specific Integrated Circuit (ASIC) has been designed and fabricated to provide a compact solution to digitize current signals from ionization chambers and diamond detectors, employed as beam loss monitors at CERN and several other high energy physics facilities. The circuit topology has been devised to accept positive and negative currents, to have a wide dynamic range (above 120 dB), withstand radiation levels over 100kGy and offer different modes of operation, covering a broad range of applications. Furthermore, an internal conversion reference is employed in the digitization, to provide an accurate absolute measurement. This paper discusses the detailed characterization of the first prototype: linearity, radiation tolerance and temperature dependence of the conversion, as well as implications and system-level considerations regarding its use for beam instrumentation applications in a high energy physics facility. | |||
MOPA15 | New Electronics Design for the European XFEL Re-entrant Cavity Monitor | electronics, cavity, dipole, linac | 83 |
|
|||
About one third of the beam position monitors (BPMs) in the European XFEL (E-XFEL) cryomodules will be re-entrant cavities. The BPM mechanics and Radio-Frequency front-end (RFFE) electronics are developed by CEA/Saclay. Two RFFEs and a digital back-end with two ADC mezzanines are integrated into a compact standalone unit called MBU (modular BPM unit) developed by PSI. The signal processing uses hybrids and a single stage downconversion to generate the signals sum and delta. Every RF/analog component of the re-entrant BPM electronics has been simulated with a Mathcad model and tested independently on test benches. The very low Q of the cavity monopole mode allows the new electronics to filter this mode at the dipole mode frequency and an IQ demodulation for delta and sum channels allow the digital back-end to determine the sign of the beam position just by comparing the phases of the channels, independently of beam arrival time jitter and external reference clock phase. This paper describes the design and architecture of a new re-entrant BPM electronics, including results of beam tests at FLASH that were performed to validate the chosen design. | |||
MOPA35 | Design Status of the European X-FEL Tranverse Intra Bunch Train Feedback | kicker, undulator, feedback, cavity | 133 |
|
|||
Funding: Work supported by Swiss State Secretariat for Education and Research SER The European X-Ray Free Electron Laser (E-XFEL) will have a fast transverse intra-bunch train feedback (IBFB) system to stabilize the beam position in the SASE undulators. E-XFEL bunch trains consist of up to 2700 bunches with a minimum bunch spacing of 222ns and typ. 10Hz train repetition rate. The IBFB will measure the positions of each bunch in the bunch train, and apply intra-train feedback corrections with fast kickers, in addition to a feed-forward correction for reproducible trajectory perturbations. By achieving a feedback loop latency in the order of one microsecond, the IBFB will allow the beam position to converge quickly to the nominal orbit as required for stable SASE operation. The latest conceptual design of the IBFB and the status of IBFB components will be presented. |
|||
MOPA36 | Development of Bunch Current and Oscillation Recorder for SuperKEKB Accelerator | timing, controls, EPICS, damping | 138 |
|
|||
A High-speed digital signal memory has been developed for the bunch current and oscillation recorder for SuperKEKB. The memory consists of an 8-bit ADC and a FPGA daughter card with Spartan6 and DDR2 memories commercially available on a double width VME card. The block-RAM on the FPGA is used to transfer bunch current data with low latency for prompt bunch current measurements, and the large DDR2 memory is used for long-duration position recording, such as post-mortem bunch oscillation recording. The performance of the board, including data transfer rate, will be presented. | |||
TUPA09 | System Architecture for Measuring and Monitoring Beam Losses in the Injector Complex at CERN | detector, monitoring, controls, injection | 347 |
|
|||
The strategy for beam setup and machine protection of the accelerators at the European Organisation for Nuclear Research (CERN) is mainly based on its Beam Loss Monitoring (BLM) systems. For their upgrade to higher beam energies and intensities, a new BLM system is under development with the aim of providing faster measurement updates with higher dynamic range and the ability to accept more types of detectors as input compared to its predecessors. In this paper, the architecture of the complete system is explored giving an insight to the design choices made to provide a highly reconfigurable system that is able to fulfil the different requirements of each accelerator using reprogrammable devices. | |||
TUPA12 | A DBPM Calibration Method Implemented on FPGA | experiment, controls, operation, linac | 358 |
|
|||
An calibration method on the four channels of DBPM is discussed . Using interpolation, the method is implemented on FPGA , which can handle the data on-line. The calibration algorithm is mono-channel dependent and is intended to solve the beam current dependence problem and increase resolution. Orientations of the method is presented. Basic design diagrams of the pipelined FPGA modules are listed and comparisons are made before and after the calibration | |||
TUPA17 | TPS BPM Electronics Performance Measurement and Statistics | electronics, EPICS, booster, controls | 369 |
|
|||
The new BPM electronics Libera Brilliance Plus are developed for Taiwan Photon Source (TPS) which is a 3 GeV synchrotron light source constructed at NSRRC. This new BPM electronics can accommodate four BPM modules with integrated FPGA-based hardware. The preliminary test for the first arrival unit had been performed in the TLS (Taiwan Light Source) and had shown nearly equal performance compared with Libera Brilliance. The extra 75 sets had been delivered in 2011 and 2012. Performance of each unit are individually tested and measured. | |||
TUPA22 | Design of RF Front End for Cavity Beam Position Monitor based on ICs | cavity, simulation, embedded, FEL | 383 |
|
|||
RF front end has the significant impact on the performance of cavity beam position monitor (CBPM) which is indispensable beam instrumentation component in free electron laser(FEL) or linear collider facility. With many new advances in data converter and radio technology, complex RF front end design has been greatly simplified. Now based on digital intermediate frequency (IF) receiver architecture, a new RF front end for (CBPM) has been designed and fabricated using surface mount component on print circuit board (PCB). The front end contains analog-digital converter used to digitize the IF signals. The whole system would be integrated to a digital board developed by our lab to produce the dedicated signal processor for CBPM. There is an Xilinx Vertex-5 FPGA device on the digital board and relevant signal processing algorithm has been implemented on it using VHDL. The details about design and test results would be introduced blow. | |||
TUPA26 | Development of New BPM Electronics for the Swiss Light Source | electronics, controls, feedback, hardware | 399 |
|
|||
PSI is currently developing new BPM electronics for the Swiss Light Source (SLS). Although the present "DBPM1" system that was designed 12 years ago still allows to achieve excellent beam stability and uptime, the development of a new system is motivated by long-term maintenance, improved performance in line with increasing user requirements, and new features and functionality provided by latest electronics technology. The new electronics is based on a generic modular BPM electronics platform developed by PSI that will also be used for linac based FELs like European XFEL and SwissFEL. The hardware and firmware architecture of the present prototypes as well as first test results will be presented. | |||
TUPA29 | Implementation of an FPGA Based System Survey and Diagnostic Reader with the Aim to Increase the System Dependability | diagnostics, interface, monitoring, survey | 409 |
|
|||
The operation and machine protection of accelerators practically rely on their underlying instrumentation systems and a failure of any of those systems could pose a significant impact on the overall reliability and availability. In order to improve the detection and in some cases the prevention of failures, a survey mechanism could be integrated to the system that collects crucial information about the current system status through a number of acquisition modules. The implementation and integration of such a method is presented with the aim to standardize the implementation, where the acquisition modules share a common build and are connected through a standardized interface to a survey reader. The reader collects regularly data and controls the readout intervals. The information collected from these modules is used locally in the FPGA device to identify critical system failures and results in an immediate failsafe reaction with the data also transmitted and stored in external databases for offline analysis. | |||
TUPA30 | Development of a Beam Loss Measurement System with Gigabit Ethernet Readout at CERN | Ethernet, software, network, monitoring | 414 |
|
|||
The aim of the BLM Dual Polarity card under development at the European Organisation for Nuclear Research (CERN) is to measure and digitise with high precision the current produced by several types of beam loss detectors. In its default configuration, it is expected to provide data to the processing electronics through two point-to-point connections with bidirectional multi-gigabit optical links. For the development phases as well as later serving as a stand-alone measurement system, its reconfigurable FPGA device is exploited to provide a soft-core CPU with a custom made server. This server, running on the CPU, will expose through the Gigabit Ethernet connection and the TCP/IP protocol different types of data in the network. In this paper the development of the system and of the communication protocol is explored as well as the accompanying client application that is realised with the purpose of commanding, collecting storing and viewing the different types of data. | |||
TUPA31 | A Real-Time FPGA Based Algorithm for the Combination of Beam Loss Acquisition Methods used for Measurement Dynamic Range Expansion | simulation, monitoring, operation, embedded | 419 |
|
|||
The aim of the Beam Loss Monitoring Dual Polarity (BLEDP) module under development at the European Organisation for Nuclear Research (CERN) is to measure and digitise with high precision the current produced by several types of beam loss detectors. The BLEDP module consists of eight analogue channels each with a fully differential integrator and an accompanying 16 bit ADC at the output of each analogue integrator. The on-board FPGA device controls the integral periods, instructs the ADC devices to perform measurements at the end of each period and collects the measurements. In the next stage it combines the number of charge and discharge cycles accounted in the last interval together with the cycle fractions observed using the ADC samples to produce a digitized high precision value of the charges collected. This paper describes briefly the principle of the fully differential integrator and focuses on the algorithm employed to process the digital data. | |||
TUPA33 | Fast Orbit Feedback Calculation Implementation for TPS | brilliance, controls, feedback, storage-ring | 428 |
|
|||
Fast orbit feedback (FOFB) application is planned for the Taiwan Photon Source (TPS) at storage ring commissioning. Part of the application is transferred to the beam position electronics which implements global orbit position data concentration, its processing and actuating the magnet power supply controllers via optical links. The beam position electronics (Libera Brilliance+) includes gigabit data exchange (GDX) modules with Virtex6 field programmable gate array. The feedback calculation algorithm is based on the SVD ' the PI controller will be applied in the modal space for individual eigenmodes. The calculation will be distributed to all GDX modules to reduce overall latency. Each GDX module will calculate either 4 vertical or 4 horizontal magnet corrections. This article presents details about the FOFB topology and implementation in the GDX module. | |||
TUPA37 | FPGA Based Fast Orbit Feedback System for the Australian Synchrotron | feedback, vacuum, fibre-optics, sextupole | 437 |
|
|||
An initial design for a Fast Global Orbit Feedback System based on FPGAs has been proposed for the Australian Synchrotron Light Source (ASLS). The design uses a central processor (Xilinx Virtex 6) for all the computations and fast optical connections to distribute the computed data to corrector magnet power supplies. The network topology consists of two fibre optic rings. The first ring is used by the Libera Electron's to aggregate the beam position data at 10 kHz using Instrumentation Technologies' Grouping algorithm. The second ring is used to transmit the computed data. The cycle frequency of the feedback is 10 kHz with a targeted total latency of under 350 us. We shall give an overview of the design goals and discuss the merits of the current implementation. We shall also present the measured bandwidth of the stainless steel vacuum chamber and test results from initial prototyping work. | |||