A   B   C   D   E   F   G   H   I   K   L   M   P   Q   R   S   T   U   V  

acceleration

Paper Title Other Keywords Page
TUP002 Performance Tests of Digital Signal Processing for GSI Synchrotron BPMs pick-up, synchrotron, closed-orbit, controls 79
 
  • K. Lang, P. Forck, T. Hoffmann, P. Kowina, U. Rauch
    GSI, Darmstadt
  • G. JanÅ¡a
    Cosylab, Ljubljana
  The Beam Position Monitoring System at GSI heavy ion synchrotrons consists of twelve stations. Each of the four BPM plates is connected to a Libera Hadron unit from I-Tech Company for digitization and position calculation. The raw data of one BPM sampled by 125 MS/s with 14 Bit ADCs are reduced to about 20 MB/s by the onboard FPGA, resulting in a bunch-by-bunch position readout. In addition, different timing signals with various requirements are used to verify the functionality of the FPGA algorithms. For a closed orbit measurement, the data of all twelve Liberas have to be read in parallel. For communication, the Xilinx Rocket IOs is used, that allows up to 1GBit/s data output. Over a dedicated network, the data are merged for further usage on a high performance PC. We describe the general architecture and present first performance tests.  
 
WEP002 Overview of the Communication Structure of the HIT Accelerator Control System controls, ion, diagnostics, proton 168
 
  • J. M. Mosthaf, S. Hanke, A. Peters, S. Scheloske, S. Vollmer
    HIT, Heidelberg
  • T. Fleck
    GSI, Darmstadt
  The HIT ACS is a modular, PC and front-end controller (with FPGAs) based accelerator control system developed by the company Eckelmann AG, Wiesbaden, Germany in cooperation with GSI and HIT. It consists of a database and several central applications running on Windows 2k3 server machines as well as a dozen control room client PCs for the GUIs, and a few hundred front-end device controlling units (DCUs). Due to strict timing requirements in the ms and partly μs range, communications during an acceleration cycle are done in real-time via RTB (Real Time Bus) and real-time shared memory components on the main control server. We show the overall structure of the ACS network and outline the relation of the component devices and the Ethernet and RTB communications between them.