Author: Lee, S.
Paper Title Page
TUAL03 R&D Studies for the Atlas Tile Calorimeter Daughterboard 290
 
  • E. Valdes Santurio, K.E. Dunne, S. Lee
    FYSIKUM, AlbaNova, Stockholm University, Stockholm, Sweden
  • C. Bohm, H. Motzkau, S.B. Silverstein
    Stockholm University, Stockholm, Sweden
 
  The ATLAS Hadronic Calorimeter DaughterBoard (DB) interfaces the on-detector with the off-detector electronics. The DB features two 4.6 Gbps downlinks and two pairs of 9.6 Gbps uplinks powered by four SFP+ Optical transceivers. The downlinks receive configuration commands and LHC timing to be propagated to the front-end, and the uplinks transmit continuous high-speed readout of digitized PMT samples, detector control system and monitoring data. The design minimizes single points of failure and mitigates radiation damage by means of a double-redundant scheme. To mitigate Single Event Upset rates, Xilinx Soft Error Mitigation and Triple Mode Redundancy are used. Reliability in the high speed links is achieve by adopting Cyclic Redundancy Check in the uplinks and Forward Error Correction in the downlinks. The DB features a dedicated Single Event Latch-up protection circuitry that power-cycles the board in the case of any over-current event avoiding any possible hardware damages. We present a summary of the studies performed to verify the reliability if the performance of the DB revision 6, and the radiation qualification tests of the components used for the design.  
slides icon Slides TUAL03 [4.675 MB]  
DOI • reference for this paper ※ https://doi.org/10.18429/JACoW-ICALEPCS2021-TUAL03  
About • Received ※ 10 October 2021       Revised ※ 20 October 2021       Accepted ※ 22 December 2021       Issue date ※ 03 January 2022
Cite • reference for this paper using ※ BibTeX, ※ LaTeX, ※ Text/Word, ※ RIS, ※ EndNote (xml)