R&D Studies for the **ATLAS** Tile Calorimeter **Daughterboard**

Timeline (¹/₁₀) Introduction TileCal Upgrade DB6 features DB6 concept Timing and firmware Radiation tolerance Conclusions

- I m here!!! :D

Prof
Eduardo Valdes PostDoo

International Conference on Accelerator and Large Experimental Physics Control Systems Online... taking place in Shangai, China, October 2020

Eduardo Valdes Santurio

Phone: +46 855378699 EMail: eduardo.valdes@fysik.su.se, eduardo.valdes@cern.ch





Source Tubes

😡 Holger Motzkau

Phd 🔵

Katherine Dunne

PhD

HL-LHC upgraded ATLAS Hadronic Tile Calorimeter (TileCal):

- Sampling calorimeter with plastic scintillators and steel plates
- Divided in 3 cylindrical barrels -> 4 partitions (EBA, LBA, LBC, EBC)
- Partitions sliced in 64 wedge-shaped modules, each housing
- 4 Minidrawers (MDs) that hold the on-detector read-out electronics.

On each MD:

- up to 12 PMT blocks convert light from the scintillators
- up to **12 FENICS** cards **condition and send two gains** of each **PMT signal** with ratio (1:40) to a **Mainboard (MB)**
- 1 MB digitizes the FENICS cards signals every 25 ns and transmits them to a Daughterboard (DB)
- 1 DB distributes LHC synchronized timing, configuration commands and control signals to the front-end, and continuously transmits the digital data from all the MB channels to the off-detector systems via multi-Gbps optical links

The data received by the off-detector system is stored in pipelines,_ reconstructed and triggered-out by:

Suhyun Lee

- Tile Preprocessors (TilePPr)
- Trigger and DAQ interface (TDAQi),
- the ATLAS Front-End Link eXchange system (FELIX)

On-Detector



Eng 🌒 🎆 Samuel Silverstein 🛛 Prof 🌒 🚮 Christian Bohm

Timeline $(^{4}/_{10})$ Introduction TileCal Upgrade DB6 features DB6 concept **Timing and firmware** Radiation tolerance Conclusions EBX: Extended Barrel X LBX: Long Barrel X **MD:** Minidrawer PMT: Photomultiplier Tube WLS: Wavelenght Shifting Fibers FENICS: Front End board for the New Infrastructure with Calibration and signal Shaping MB: Mainboard **DB:** Daughterboard FPGA: Field Programmable Array **GBTx:** CERN Radiation toletant MBps transceiver ASIC for HEP experiments **GBT:** Gigabit Transceiver protocol for HEP experiments TilePPr: Tile PreProcessor ATCA: Advanced Telecommunications Computing Architecture TDAQi: Trigger and Data Agcuitition interface Felix: Fromt-End Link eXchange TTC: Timing, Trigger and Control signals Eduardo Valdes PostDoc



- Microsemi ProASIC FPGAs: Translates voltages, buffers, and fans out

o Current monitoring interfaced to the xADCs of the KU FPGAs

- status and remote reconfiguration signals between the GBTx ASICs and the KU FPGAs
- Xilinx Kintex Ultrascale FPGAs: Drives all of the DB digital logic core funtionalities
- 128-Mbit PROM chips: Permanently stores the KU firmware
- 48-bit ID chips: provide a unique identification number to each DB side
- GBTx: CERN radiation tolerant ASIC that receives configuration, commands, and high guality LHC synchronized clocks from the off-detector systems
- GBTx I2C, ProASIC JTAG and KU JTAG interfaces: provide in-situ configuration and monitoring interfaces for their respective ASICs
- xADC Interfaces: Interfaces the KU xADCs external analogue sensors for on-detector parameter monitoring (humidity, temperature, etc)
- 400 pin FMC connector: interfaces the MB signals to the DB FPGAs
- 48-bit - 4x SFPs+: interfaces the TilePPr on the off-detector systems with the DB.

DB6 features DB6 concept Timing and firmware Radiation tolerance

Conclusions

DB: Daughterboard MB: Mainboard xADC: Xilinx Analogue to digital converter FPGA: Field Programmable Array **MGT:** Multi-gigabit Transceiver **ASIC:** Application-specific Integrated Circuit **GBTx:** CERN Radiation tolerant MGT ASIC for HEP experiments JTAG: Joint Test Action Group TilePPr: Tile PreProcessor FMC: FPGA Mezzanine Card SFP+: Small Factor Pluggable **PROM:** Programmable Read-only Memory

Suhyun Lee

4x SFPs-

2x 4.8Gbps Downlink RX

•4x 9.6Gbps Uplink TX

PROM chips

-Mbit

28

chips

0

Redundancy Line

400 pin FMC to MB

rcuit

xADC interface

CERN radiation tolerant GBTxs

Kintex Ultrascale FPGAs

FPGAs

ProASIC

Katherine Dunne PhD 🔵

Phd 🌒 🍘 Holger Motzkau Eng 🜒 🎲 Samuel Silverstein Prof 🌒 🙀 Christian Bohm

Eduardo Valdes PostDoc



R&D studies for the ATLAS Tile Calorimeter Daughterboard.	
The Daughterboard revision 6:	Timeline (⁶ / ₁₀)
- 2x independent redundant sides, each with:	Introduction
o 2x SFP+s with:	TiloCol Ungrado
> 2x Tx <= KU GTH MGTs	TheCar Opyrade
> 1x Rx => GBTx (same side)	DB6 features
> 1x Rx => KU GTH MGT (same side)	DB6 concept
o 1x GBTx delivering:	Timing and firmware
> Recovered clocks:	Radiation tolerance
> 2x 160 MHz => KU FPGAs GTH MGTs refclks	Conclusions
> 8x 40 MHz de-skew of which:	Conclusions
> 4x 40 MHz Charge Injection calibration system de-skew	
> 4x 40 MHz ADC-readout de-skew	
> 2x 40 MHz => Configuration BUS (ConfigBUS) refclk	
> 1x 40 MHz testclock for ProASIC FPGA (same side)	
> 2x (8xConfigBUS datapath)	
> Reset and JTAG signals to KU FPGAs of both sides via the ProASIC FPGAs	
<u>- 2x KU FPGAs, each:</u>	
o Interconnected with each other via:	
> Gigabit Transceiver BUS (GTHBUS) (MGTs)	KU: Kintex Ultrascale
> Communication BUS (CommBUS) (ISERDES/OSERDES)	GTH: Xilinx Gigabit
o Interconnected with the MB quadrants via a common FMC connector:	Transceiver H series
> to deliver front-end configuration and clocks,	Transceiver
> to receive clocks, data and monitoring signals.	ISERDES/OSERDES:
o Interfaced with Serial ID and configuration PROMS	Deserializer technology
o Managing xADC and Cs interfaces	GBTx: CERN Radiation
o Receiving opposite side PGOOD and current monitoring	TMS/TCK/TDI/TDO: JTAG
o Providing independent I2C interfaces to both GBTxs	signals
<u>- 2x Microsemi ProASIC:</u>	PROM: Programmable Read-only Memory
o to buffer KU reset and JTAG signals from both GBTx ASICs	PGOOD: Voltage stability
o Voltage level translation (SLVS->LVCMOS, LVCMOS1v8->LVCMOS1v5->LVCMOS2v5)	signal provided by the DC- DC converters
PhD • Katherine Dunne Phd • 👷 Holger Motzkau Eng • 🎎 Samuel Silverstein Prof • 🏘 Christian Bohm Prof •	Eduardo Valdes PostDoc ●





- Correlation between the 0.95 V current and the FPGA temperature -> a second degree polynomial regression



Radiation tolerance of Daughterboard Revision 6?

- TID -> Highest expected: 2.16 kRad -> 2xDBs
 - Most components tested during DB5 TID tests, tests planned for end of 2020 to cover the new components included in DB6
 - ProASIC preliminary tests during SEL tests were sucessful -> ~72 krad delivered by 266 MeV proton beam

 - Dedicated TID test at CERN CC60 facility:
 - DB6-1 fast irradiation @3.37 Gy/h to 220 Gy \rightarrow ~2.5 days
 - None of the DB components were damaged by the deposited TID
 - VCCRAM and the VCCINT of the KU FPGA 0.95 V current increase at around 140 Gy correlated to the failure of the active components of the fan used to cool down the FPGAs





Introduction TileCal Upgrade DB6 features DB6 concept Timing and firmware Radiation tolerance

Conclusions

Radiation tolerance of Daughterboard Revision 6?

- TID -> Highest expected: 2.16 kRad -> 2xDBs
 - Most components tested during DB5 TID tests, tests planned for end of 2020 to cover the new components included in DB6
 - ProASIC preliminary tests during SEL tests were sucessful -> ~72 krad delivered by 266 MeV proton beam
 - Dedicated TID test at CERN CC60 facility:
 - DB6-2 slow irradiation @0.03 Gy/hour to 43 Gy \rightarrow ~6 days
 - None of the DB components seem to have been damaged by the deposited TID
 - The temperature and currents were stable during the whole deposited dose (no fan failure)



R&D studies for the ATLAS Tile Calorimeter Daughterboard.

- Baseline Coretek SFP+ transceivers were qualified
- Further tests planned for the end of 2021 to cover the components not qualified (ProASIC and KU FPGA)

n Bohm Prof O Eduardo Valdes PostDoc O

Timeline $(^{9}/_{10})$

Introduction

DB6 features

DB6 concept

Conclusions

KU: Kintex Ultrascale

FEC: Forward Error

DBX: Daughterboard

MGT: Multi-gigabit

TID: Total lonizing Dose

NIEL: Non-Ionizing Energy

SEE: Single Event Effects

SEU: Single Event Upset **TMR:** Triple Mode Redundancy

SEM: Xilinx Soft Error Management IP Core_

SEL: Single Event Latchup

K7: Kintex 7

Correction

revision X

Transceiver

loss

KU+: Kintex Ultrascale+

Timing and firmware

Radiation tolerance

TileCal Upgrade



- The DB6 design is finished and has been reviewed by the TileCal Upgrade collaboration
- 10 Prototypes were produced for firmware development, TID tests and NIEL radiation tests
- DB6 fulfills the radiation requirements for TID and SEE imposed by the HL-LHC.
- The Radiation Tests Campaign is planned to continue with NIEL taking place by the end of 2021, and with the SEU tests by the of 2022
- Preliminary firmwares have been successfully implemented for both the ProASIC and the KU FPGAs and tested over a testbeam campaign at CERN SPS.
 ~930 DB6s will be produced as part of Stockholm University contribution to the upgrade of TileCal for the HL-LHC era

Timeline (¹⁰/₁₀) Introduction TileCal Upgrade DB6 features DB6 concept Timing and firmware Radiation tolerance

Conclusions

 Muchanization



Why Xilinx Kintex Ultrascale KU035 FPGA?

- Daughterboard revision 4 (DB4) uses Kintex 7 (K7) architecture, powered by GTX MGTs that:

- Have a bandwidth gap between 8.0Gbps and 9.8Gbps (DS182)

- Cant deliver 9.6 Gbps with any of the reference clocks provided by the GBTx (40 MHz, 80 MHz, 160 MHz, 320 MHz)

Daughterboard revision 5 (DB5) uses Kintex Ultrascale+ architecture (KU+), powered by GTY MGTs, capable of driving 9.6Gbps with 80 MHz and 160 MHz GBTx reference clocks, but:
 KU+ is based on the 16 nm FinFET process that showed to be suceptible to Single Event Latchups (SELs) during the Single Event Upset (SEU) tests with 58MeV protons, resulting in 2x10⁻¹¹ SEL-fluence rate

- 2.36x10⁻¹⁰ SEL-fluence rate was observed during KU+ 226 MeV protons SEL tests

- SEL occurrence is unacceptable for ATLAS on-detector electronics

- **Daughterboard revision 6 (DB6)** uses **Kintex Ultrascale** architecture, powered by **GTH** MGTs, compatible with driving 9.6Gbps with 80 MHz and 160 MHz GBTx reference clocks, and based on 20nm plannar TMSC process, where no SEL were observed during 226 MeV proton SEL tests ran up to 9x10¹² n cm⁻² (includes 8x HL-LHC expected fluence accounting for safety factors)



