IPAC2017 - List of Authors (Milan, A.M.)

Paper	Title	Page
THPAB135	Digital LLRF for MAX IV	4037
	A. Salom, F. Pérez ALBA-CELLS Synchrotron, Cerdanyola del Vallès, Spain Å. Andersson, R. Lindvall, L. Malmgren, A.M. Milan, A.M. Mitrovic MAX IV Laboratory, Lund University, Lund, Sweden
	The MAX IV facility consists of a 3 GeV Storage Ring(SR), a 1.5 GeV SR, and a linear accelerator (fed by two guns) that serves as a full-energy injector to the rings, but also as a driver for the Short Pulse Facility. The RF systems of the two SRs work at 100MHz. There are 6 normal conducting capacity loaded accelerating cavities and three Landau passive cavities in the 3GeV SR. In the 1.5GeV SR there are two accelerating cavities and two Landau cavities with the same characteristics. Each of these cavities is fed by a modular 60kW SSA. In the 3 GeV SR the power will be doubled by adding a second SSA when required. A digital Low Level RF system has been developed using commercial uTCA boards, with a Virtex-6 FPGA mother board (Perseus 601X) and two double stack FMC boards with fast ADCs and DACs. The large capabilities of state-of-the-art FPGAs allowed including the control of two normal conducing cavities and two landau cavities in one single LLRF system, reducing the development costs. Other utilities like the handling of fast interlocks and post-mortem analysis were also added to this system. This paper summarizes the main capabilities and performance of this DLLRF.
DOI •	reference for this paper ※ https://doi.org/10.18429/JACoW-IPAC2017-THPAB135
Export •	reference for this paper using ※ BibTeX, ※ LaTeX, ※ Text/Word, ※ RIS, ※ EndNote (xml)

Paper

Title

Page

Digital LLRF for MAX IV

4037

A. Salom, F. Pérez
ALBA-CELLS Synchrotron, Cerdanyola del Vallès, Spain
Å. Andersson, R. Lindvall, L. Malmgren, A.M. Milan, A.M. Mitrovic
MAX IV Laboratory, Lund University, Lund, Sweden

The MAX IV facility consists of a 3 GeV Storage Ring(SR), a 1.5 GeV SR, and a linear accelerator (fed by two guns) that serves as a full-energy injector to the rings, but also as a driver for the Short Pulse Facility. The RF systems of the two SRs work at 100MHz. There are 6 normal conducting capacity loaded accelerating cavities and three Landau passive cavities in the 3GeV SR. In the 1.5GeV SR there are two accelerating cavities and two Landau cavities with the same characteristics. Each of these cavities is fed by a modular 60kW SSA. In the 3 GeV SR the power will be doubled by adding a second SSA when required. A digital Low Level RF system has been developed using commercial uTCA boards, with a Virtex-6 FPGA mother board (Perseus 601X) and two double stack FMC boards with fast ADCs and DACs. The large capabilities of state-of-the-art FPGAs allowed including the control of two normal conducing cavities and two landau cavities in one single LLRF system, reducing the development costs. Other utilities like the handling of fast interlocks and post-mortem analysis were also added to this system. This paper summarizes the main capabilities and performance of this DLLRF.

DOI •

reference for this paper ※ https://doi.org/10.18429/JACoW-IPAC2017-THPAB135

Export •

reference for this paper using ※ BibTeX, ※ LaTeX, ※ Text/Word, ※ RIS, ※ EndNote (xml)