

CLS Safety Systems

Robby Tanner, Elder Matias & Hao Zhang




Canadian Light Source

- ❑ Controls & Instrumentation Dept (CID)
- ❑ Safety System Development.
- ❑ 150+ Employees
- ❑ Saskatoon, SK, Canada, Earth



Canadian Light Source
Centre canadien de rayonnement synchrotron

Location



Experimental Hall & Beamline




Overview

- ❑ Access Control and Interlock System (ACIS)
- ❑ Organization: Regulatory and Internal
- ❑ Development Process and Testing
- ❑ Industrial Software and Equipment (spec. BMIT)

Organization

- ☐ Regulated by the Canadian Nuclear Safety Commission (CNSC)
- ☐ Licensed as a Class 1B Facility
- ☐ CLS Health, Safety and Environment Department is Independent
- ☐ Controls and Instrumentation Dept. (CID) Produces Systems for HSE.
- ☐ Validation and Verification Testing Performed by HSE.

System Development Process






Canadian Light Source
Centre canadien de rayonnement synchrotron

Bio-Medical Imaging & Therapy (BMIT)

Breast Tumours



**Conventional
Digital Imaging**



**Synchrotron Digital Imaging
gives more detail regarding
the shape of the tumour –
this information
may lead to better, earlier
diagnostics**

Christopher Parham, UNC, 2003
Slide courtesy Dean Chapman, UofS


Specification

❑ Hazard Analysis: Radiation Exposure is Primary Hazard

❑ Requirements:


- ❑ Use both quantitative and qualitative definitions
- ❑ Secure an enclosure,
- ❑ Search an enclosure.

❑ An example of a formal definition:







Specification



Critical Functions (SIFs)



PLC System w/ HW Backup





Canadian Light Source
Centre canadien de rayonnement synchrotron


Hardware

☐ Office and Controls network

☐ Engineering Station

☐ Plantbus

☐ Remote I/O (ProfiSAFE)



Software

- Siemens PCS 7 v 7.0 SP 1
- Failsafe Libraries
- PLCSIM

Hardware Configuration

HW Config - [SIMATIC 400(1) (Configuration) -- ACIS - BMIT TEST]

Station Edit Insert PLC View Options Window Help

Properties - DO10xDC24V/2A - (R-/S5)

General Addresses Parameters Redundancy

Parameters	Value
Operating mode	Safety mode compliant with SIL2 / AK4
F-parameters	
F_source_address	1: CPU 414-4 H
F_dest_address	1
DIP switch setting (9.....0)	0000000001
F-monitoring time (ms)	10000
Module parameters	
Diagnostic interrupt	<input checked="" type="checkbox"/>
Disable light test	<input checked="" type="checkbox"/>
Behavior at CPU STOP	Apply substitute value
Behavior after channel faults	Passivate the channel
DO channel 0	
Group diagnostics	<input checked="" type="checkbox"/>
Apply substitute value "1"	<input type="checkbox"/>
DO channel 1	
Group diagnostics	<input checked="" type="checkbox"/>
Apply substitute value "1"	<input type="checkbox"/>
DO channel 2	
DO channel 3	

OK Cancel Help

Press F1 to get Help.


(0) 1126-PLC01
 1 PS 407 10A
 3 CPU 414-4
 X2 DP
 X1 MPI/DP
 IF1
 IF2
 5 DO32xDC 24V/0.5A
 6 DI32xDC 24V/0.5A
 7 CP 443-1
 8
 9

(3) 1126-PLC-02
 Slot Module
 1
 2 IM 153-2
 3
 4 DI24xDC24V
 5 DO10xDC24V/2A
 6

Profile: PCS7_V70
 PROFIBUS-DP
 PROFIBUS-PA
 SIMATIC 400
 CP-400
 CPU-400
 CPU 400-H
 CPU 412-3H
 CPU 414-4H
 6ES7 414-4HJ00-0AB0
 6ES7 414-4HJ04-0AB0
 V4.0
 6ES7 414-4HM14-0AB0
 CPU 417-4H
 CPU 414-3 DP
 CPU 414-3 PN/DP
 CPU 416-2 DP
 CPU 416-3 DP
 CPU 416-3 PN/DP
 CPU 417-4

PROFIBUS-DP slaves for SIMATIC S7, M7, and C7 (distributed rack)

Programming Environment



The screenshot displays the CFC (Control Function Compiler) programming environment. The main window is titled "CFC - [READY_CHAIN_TEST -- BLOCK TESTVAS TESTVCPU 414-4 HV...]" and features a menu bar (Chart, Edit, Insert, CPU, Debug, View, Options, Window, Help) and a toolbar. The left pane shows a project tree with the following structure:

- New Chart
- New Text
- CFC Library [current CFC lib]
 - CLSI_Lib
 - S7 Program(1)\Blocks
 - All blocks
 - ACIS
 - A_AC_MON [FB502]
 - A_AREA [FB507]
 - A_BAR [FB503]
 - A_D_MOT [FB510: F_:Motorized Door Control]
 - A_EXB [FB505]
 - A_FAULT [FB511: F_:MAJOR FAULT]
 - A_LUS [FB504]
 - A_LUS1 [FB506]
 - A_MAGLOC [FB501: F_:Magnetic Door Lock Control]
 - A_RC [FB509: F_:SSH READY CHAIN]
 - A_SH [FB508: F_:SINGLE 2-POS SHUTTER CONTROL BLOCK]
 - A_ZBB [FB512: F_:ZONE BYPASS BUTTON]
 - BIT_LGC
 - CONVERT
 - DB_FUNCT
 - DRIVER
 - FLIPFLOP
 - IEC_TC
 - IMPULS
- S7 Program(1)\Charts
 - PCS 7 APC V70
 - PCS 7 Library V70
 - Redundant IO (V1)
 - Redundant IO CGP
 - S7 F Systems Lib V1_3
 - SFC Library
 - SIMATIC_NET_CP
 - Standard Library [current s
 - Start_Lib

The right pane shows a detailed view of the selected block, "A_ZBB [FB512: F_:ZONE BYPASS BUTTON]". It includes a menu bar (Chart, Edit, Insert, CPU, Debug, View, Options, Window, Help) and a toolbar. The main area displays the block's properties, including a table of parameters:

Parameter	Value
Q0	0000
Q1	0001
Q2	0002
Q3	0003
Q4	0004
Q5	0005
Q6	0006
Q7	0007
Q8	0008
Q9	0009
Q10	0010
Q11	0011
Q12	0012
Q13	0013
Q14	0014
Q15	0015
Q16	0016
Q17	0017
Q18	0018
Q19	0019
Q20	0020
Q21	0021
Q22	0022
Q23	0023
Q24	0024
Q25	0025
Q26	0026
Q27	0027
Q28	0028
Q29	0029
Q30	0030
Q31	0031
Q32	0032
Q33	0033
Q34	0034
Q35	0035
Q36	0036
Q37	0037
Q38	0038
Q39	0039
Q40	0040
Q41	0041
Q42	0042
Q43	0043
Q44	0044
Q45	0045
Q46	0046
Q47	0047
Q48	0048
Q49	0049
Q50	0050
Q51	0051
Q52	0052
Q53	0053
Q54	0054
Q55	0055
Q56	0056
Q57	0057
Q58	0058
Q59	0059
Q60	0060
Q61	0061
Q62	0062
Q63	0063
Q64	0064
Q65	0065
Q66	0066
Q67	0067
Q68	0068
Q69	0069
Q70	0070
Q71	0071
Q72	0072
Q73	0073
Q74	0074
Q75	0075
Q76	0076
Q77	0077
Q78	0078
Q79	0079
Q80	0080
Q81	0081
Q82	0082
Q83	0083
Q84	0084
Q85	0085
Q86	0086
Q87	0087
Q88	0088
Q89	0089
Q90	0090
Q91	0091
Q92	0092
Q93	0093
Q94	0094
Q95	0095
Q96	0096
Q97	0097
Q98	0098
Q99	0099

Code Organization

CFC - [Runtime editor -- ACIS - BMIT\ACIS-BMIT CONTROLLER\CPU 414-4 HV...]

Chart Edit Insert CPU Debug View Options Window Help



OB32 [Cyclic interrupt2] (1,0 s)
OB33 [Cyclic interrupt3] (500 ms)
OB34 [Cyclic interrupt4] (200 ms)
OB35 [Cyclic interrupt5] (100 ms)
@F_ShutDn_35 (100 ms)
@F_ShutDn (100 ms)
@F_CycCo-OB35 (100 ms)
@F_TestMode (100 ms)
@CPU_RT\@CPU_RT
@F_IN_35_0 (100 ms)
1605_1_DOOR01 (100 ms)
1605_1_DOOR02 (100 ms)
1605_2_DOOR03 (100 ms)
1605_2_DOOR01 (100 ms)
1605_1_DOORS (100 ms)
1605_1_LOCKUP (100 ms)
BMIT\ACIS\POE-1\1605_1_LOCKUP\F_1605_1_EOS
BMIT\ACIS\POE-1\1605_1_LOCKUP\12
BMIT\ACIS\POE-1\1605_1_LOCKUP\13
BMIT\ACIS\POE-1\1605_1_LOCKUP\7
BMIT\ACIS\POE-1\1605_1_LOCKUP\16
BMIT\ACIS\POE-1\1605_1_LOCKUP\8
BMIT\ACIS\POE-1\1605_1_LOCKUP\5
BMIT\ACIS\POE-1\1605_1_LOCKUP\1
BMIT\ACIS\POE-1\1605_1_LOCKUP\2
BMIT\ACIS\POE-1\1605_1_LOCKUP\15
BMIT\ACIS\POE-1\1605_1_LOCKUP\19
BMIT\ACIS\POE-1\1605_1_LOCKUP\20
BMIT\ACIS\POE-1\1605_1_LOCKUP\21
BMIT\ACIS\POE-1\1605_1_LOCKUP\3
BMIT\ACIS\POE-1\1605_1_LOCKUP\4
BMIT\ACIS\POE-1\1605_1_LOCKUP\LUS_FB1\14
BMIT\ACIS\POE-1\1605_1_LOCKUP\LUS_FB1\10
BMIT\ACIS\POE-1\1605_1_LOCKUP\LUS_FB1\15
BMIT\ACIS\POE-1\1605_1_LOCKUP\LUS_FB1\1
BMIT\ACIS\POE-1\1605_1_LOCKUP\LUS_FB1\11

Contents of 'OB35\1605_1_LOCKUP'	Type	Pos	I.	Sampling time	Comment
...					
BMIT\ACIS\POE-1\1605_1_LOCKUP\F_1605_1_EOS	A_BAR	12 / 1		100 ms	
BMIT\ACIS\POE-1\1605_1_LOCKUP\12	F_CH_DI	12 / 2		100 ms	F_: Fail-safe Channel Driver Digital Input
BMIT\ACIS\POE-1\1605_1_LOCKUP\13	F_CH_DI	12 / 3		100 ms	F_: Fail-safe Channel Driver Digital Input
BMIT\ACIS\POE-1\1605_1_LOCKUP\7	F_CH_DI	12 / 4		100 ms	F_: Fail-safe Channel Driver Digital Input
BMIT\ACIS\POE-1\1605_1_LOCKUP\16	F_CH_DI	12 / 5		100 ms	F_: Fail-safe Channel Driver Digital Input
BMIT\ACIS\POE-1\1605_1_LOCKUP\8	F_CH_DI	12 / 6		100 ms	F_: Fail-safe Channel Driver Digital Input
BMIT\ACIS\POE-1\1605_1_LOCKUP\5	F_AND4	12 / 7		100 ms	F_:AND 4 Inputs
BMIT\ACIS\POE-1\1605_1_LOCKUP\1	F_CH_DI	12 / 8		100 ms	F_: Fail-safe Channel Driver Digital Input
BMIT\ACIS\POE-1\1605_1_LOCKUP\2	F_AND4	12 / 9		100 ms	F_:AND 4 Inputs
BMIT\ACIS\POE-1\1605_1_LOCKUP\15	A_LUS	12 / 10		100 ms	
BMIT\ACIS\POE-1\1605_1_LOCKUP\19	A_AREA	12 / 11		100 ms	
BMIT\ACIS\POE-1\1605_1_LOCKUP\20	F_AND4	12 / 12		100 ms	F_:AND 4 Inputs
BMIT\ACIS\POE-1\1605_1_LOCKUP\21	F_AND4	12 / 13		100 ms	F_:AND 4 Inputs
BMIT\ACIS\POE-1\1605_1_LOCKUP\3	F_CH_DO	12 / 14		100 ms	F_: Fail-safe Channel Driver Digital Output
BMIT\ACIS\POE-1\1605_1_LOCKUP\4	F_AND4	12 / 15		100 ms	F_:AND 4 Inputs
BMIT\ACIS\POE-1\1605_1_LOCKUP\14	F_OR4	12 / 16		100 ms	F_:Recognition of rising Edge
BMIT\ACIS\POE-1\1605_1_LOCKUP\10	F_INVERTER	12 / 17		100 ms	F_:Inverter
BMIT\ACIS\POE-1\1605_1_LOCKUP\15	F_AND4	12 / 18		100 ms	F_:AND 4 Inputs
BMIT\ACIS\POE-1\1605_1_LOCKUP\1	F_OR4	12 / 19		100 ms	F_:OR 4 Inputs
BMIT\ACIS\POE-1\1605_1_LOCKUP\2	F_AND4	12 / 20		100 ms	F_:AND 4 Inputs
BMIT\ACIS\POE-1\1605_1_LOCKUP\15	F_RS_Flipflop	12 / 21		100 ms	F_:RS-Flipflop
BMIT\ACIS\POE-1\1605_1_LOCKUP\19	F_OR4	12 / 22		100 ms	F_:OR 4 Inputs
BMIT\ACIS\POE-1\1605_1_LOCKUP\20	F_OR4	12 / 23		100 ms	F_:OR 4 Inputs
BMIT\ACIS\POE-1\1605_1_LOCKUP\21	F_OR4	12 / 24		100 ms	F_:OR 4 Inputs
BMIT\ACIS\POE-1\1605_1_LOCKUP\3	F_Fail-safe Channel Driver Digital Output	12 / 25		100 ms	F_: Fail-safe Channel Driver Digital Output
BMIT\ACIS\POE-1\1605_1_LOCKUP\4	F_Fail-safe Channel Driver Digital Output	12 / 26		100 ms	F_: Fail-safe Channel Driver Digital Output
BMIT\ACIS\POE-1\1605_1_LOCKUP\LUS_FB1\14	F_Fail-safe Channel Driver Digital Output	12 / 27		100 ms	F_: Fail-safe Channel Driver Digital Output
BMIT\ACIS\POE-1\1605_1_LOCKUP\LUS_FB1\10	F_Recognition of rising Edge	12 / 28		100 ms	F_:Recognition of rising Edge
BMIT\ACIS\POE-1\1605_1_LOCKUP\LUS_FB1\15	F_Inverter	12 / 29		100 ms	F_:Inverter
BMIT\ACIS\POE-1\1605_1_LOCKUP\LUS_FB1\1	F_AND4	12 / 30		100 ms	F_:AND 4 Inputs
BMIT\ACIS\POE-1\1605_1_LOCKUP\LUS_FB1\11	F_OR4	12 / 31		100 ms	F_:OR 4 Inputs
BMIT\ACIS\POE-1\1605_1_LOCKUP\LUS_FB1\12	F_OR4	12 / 32		100 ms	F_:OR 4 Inputs

Properties - Runtime Group

Task: OB35

Name: 1605_1_LOCKUP

Comment:

Reduction ratio: 1

Phase offset: 0


Optimize run sequence: ☐

Active: ☒

OK Cancel Help


Testing/Debugging

- In Situ
- Test bed
- PLCSIM



Testing/Debugging

□ Hardware Configuration diagnostics VERY handy.



The screenshot displays the Siemens HW Config software interface. The main window shows a hardware rack configuration with the following modules:

- (0) UR2
- 1 PS 407 10A
- 3 CPU 414-4
- X2 DP

Two diagnostic windows are open:

Module Information - CPU 414-4 H ONLINE

Path: ACIS\PLC1021.4-01\CPU 414-4 H
Status: Error

Time System | Performance Data
General | Diagnostic Buffer

Events: ☐ Filter settings active

No.	Time of day	Date	Event
1	09:31:00:524 pm	06/03/07	Wire break
2	09:29:58:431 pm	06/03/07	Wire break
3	09:29:58:214 pm	06/03/07	Wire break
4	09:29:01:547 pm	06/03/07	Loss of Communication
5	09:28:55:922 pm	06/03/07	Monitoring time for data message frame exceeded
6	02:02:41:668 pm	05/18/07	Loss of Communication
7	02:02:41:652 pm	05/18/07	Cyclic-Redundancy-Check (CRC) error in data message fra...
8	02:02:41:636 pm	05/18/07	Loss of Communication

Details on Event: 1 of 120
Event ID: 16# F980:0533

Module fault present
Module type: FM
Input address: 256
Channel information available
Internal module error
External module error

Buttons: Save As..., Settings..., Open Block, Help on Event, Close, Update, Print..., Help

Module Information - DO 16xDC24V/2A ONLINE

Path: ACIS\PLC1021.4-01\CPU 414-4 H
Status: Error

General | Diagnostic Buffer | Diagnostic Interrupt

Events: ☐ Filter settings active


No.	Time of day	Date	Event
1	---	---	Wire break
2	---	---	Wire break
3	---	---	Wire break
4	---	---	Loss of Communication
5	---	---	Monitoring time for data message frame exceeded
6	---	---	Loss of Communication
7	---	---	Cyclic-Redundancy-Check (CRC) error in data message fra...
8	---	---	Loss of Communication

Details on Event: 1 of 8
Event ID: 16# F980:0533


Wire break
(channel number 1
)
External error, Incoming event

Buttons: Save As..., Settings..., Help on Event, Close, Update, Print..., Help

Lessons Learned – Grandfathering




Lessons Learned – Self-Diagnostics



Lessons Learned – Self-Diagnostics

Dark Periods (SIL-2/SIL-3)

- “Dark periods occur during switch-off tests and during complete bit pattern tests. This involves test-related 0 signals being switched to the output by the fail-safe output module while the output is active. The output is then switched off briefly (dark period). A sufficiently slow actuator does not respond to this and remains switched on.”



Light Periods (SIL-3)


- “Light periods occur during complete bit pattern tests. This involves test-related “1” signals being switched to the output by the fail-safe output module while the output is deactivated (output signal “0”). The output is then switched on briefly (light period). A sufficiently slow actuator does not respond to this and remains switched off.”

• “SIMATIC – Automation System S7-300 Fail-Safe Signal Modules”,

Edition 02/2001, Page 3-14





Lessons Learned – Design Process




Lessons Learned – Design Process

• Requirement Specification

Critical Errors Can be Introduced at the Top of the Design Process



Common-Mode Failure



Conclusion

- Siemens Failsafe Offerings Are Impressive
- User Needs to be Familiar with Environment
- CLS will continue to use H/W
- Focus on Process to Enhance Safety AND Efficiency



Canadian Light Source
Centre canadien de rayonnement synchrotron

Final Thought

- Personal Observation
- Workplace Safety

Lightning Arrestors

Really Cool Cape

Helmet

Eye Protection

Asbestos-Lined Fire-Rated
Coveralls

Elbow Pads &
Gloves

Kneepads & Shinguards

Steel-Toed Boots

