

# **CONCEPT AND ARCHITECTURE OF THE RHIC LLRF UPGRADE PLATFORM**

**Kevin. S. Smith, Thomas Hayes, Freddy Severino**



# OUTLINE

- Platform Concept
- Architecture
  - Hardware Platform
  - Software (Embedded) Platform
  - System Development
  - System Integration
- Demonstration



# RHIC LLRF UPGRADE PROJECT

The goal of the RHIC LLRF Upgrade project was to develop a flexible and modular digital LLRF control system which would satisfy the variety of application demands we have.

The desire to develop a system which was generic and modular was the basis for the overall concept ...

It should comprise a platform.



# PLATFORM – WHAT DOES IT MEAN?

A base of **technologies** upon which **other technologies or systems** are built



**LEGO G.I. Joe Transportable Tactical Battle Platform**

<http://www.hisstank.com/gi-joe-news>  
<http://shop.lego.com>

“**Lego bricks** can be assembled and connected in many ways, to construct such objects as **vehicles, buildings, and even working robots.**”

<http://en.wikipedia.org/wiki/Lego>

# PLATFORM – WHAT DOES IT MEAN?

A base of **technologies** upon which **other technologies or systems** are built



**LEGO G.I. Joe Transportable Tactical Battle Platform**

<http://www.hisstank.com/gi-joe-news>  
<http://shop.lego.com>


A base of **hardware, software and firmware** upon which **digital signal processing and control systems** are built



**RHIC LLRF Platform**

WEOBN5 - "Concept and Architecture of the RHIC LLRF Upgrade Platform"  
MOP283 - "A Hardware Overview of the RHIC LLRF Platform"  
MOP296 - "Embedded System Architecture and Capabilities of the RHIC LLRF Platform"  
MOP282 - "A Deterministic, Gigabit Serial Timing, Synchronization and Data Link for the RHIC LLRF"

# ARCHITECTURE - HARDWARE PLATFORM



MOP283 - "A Hardware Overview of the RHIC LLRF Platform"


Platform hardware comprises two primary building blocks

- Carrier Boards
- Daughter Modules

Systems are assembled by combining these in various ways

# HARDWARE PLATFORM – DAUGHTER MODULES

Daughter modules provide the application specific functionality for a particular system implementation



Currently have 3 modules

- 4 CH Wideband DAC
  - 4 CH Wideband ADC
  - RHIC Spin Flipper Module
- Custom front end design

Common back end design

- Carrier Interface (XMC)
  - Peripheral support (DDR2, FLASH, etc.)
  - DC Power Supplies
- FPGA based (Xilinx Virtex-5)

MOP283 - "A Hardware Overview of the RHIC LLRF Platform"

MOP203 – "RHIC Spin Flipper AC Dipole Controller"

# HARDWARE PLATFORM – CARRIER BOARD

Carrier Board is the central component of the platform



MOP283 - "A Hardware Overview of the RHIC LLRF Platform"

Hosts up to six daughter modules

Supports internal functionality and external interfacing

# HARDWARE PLATFORM – CARRIER BOARD

Carrier Board is the central component of the platform




MOP283 - "A Hardware Overview of the RHIC LLRF Platform"

Hosts up to six daughter modules

Supports internal functionality and external interfacing

6x Daughter XMC Mezzanine Interfaces



Low Noise  
Clock Dist.

FLASH

Virtex-5 FPGA


# HARDWARE PLATFORM – CARRIER BOARD

Carrier Board is the central component of the platform



Filtering and buffering separated from daughter modules

6x Daughter XMC Mezzanine Interfaces



Low Noise  
Clock Dist.

FLASH

Virtex-5 FPGA

System Monitor

DC Power

AC Power

Digital IO

4x Gigabit  
Serial

2x Gigabit  
Ethernet



DDR2  
SO-DIMM

# EMBEDDED PLATFORM

Based on an embedded  
PPC440 processor core  
inside the Virtex-5 FPGA

Key to the flexibility of the  
system

MOP296 - "Embedded System Architecture and  
Capabilities of the RHIC LLRF Platform"





# EMBEDDED PLATFORM – CARRIER FRONT END COMPUTER (FEC)

Based on an embedded PPC440 processor core inside the Virtex-5 FPGA

Key to the flexibility of the system

MOP296 - "Embedded System Architecture and Capabilities of the RHIC LLRF Platform"



Front End Computer (FEC) –  
Like an EPICS IOC, the interface between controls network and the accelerator system hardware

FEC implementation is indistinguishable from our older RHIC VME based FECs

Runs VxWorks for RHIC compatibility reasons  
- RT Linux or other O/S

Integrated support for standard RHIC Control System Links

- Real Time Data Link (distributed data)
- Event Link (distributed event based timing)

# EMBEDDED PLATFORM – DAUGHTER MODULES

Daughter modules feature the same Virtex-5 FPGA

Typically run stand-alone code (No OS)

All designs freely mix FPGA VHDL code and high level code (e.g. C code)

FEC – Daughter Communication  
2.5 Gbit/s Aurora links


To the FEC, daughter modules are just another part of their unified memory map



# DEVELOPMENT FOR THE PLATFORM

# Define the FPGA internal system architecture

Build a system by adding and connecting components in a GUI (Xilinx Platform Studio)




# EMBEDDED SYSTEM DEVELOPMENT

# Define the FPGA internal system architecture

Build a system by adding and connecting components in a GUI (Xilinx Platform Studio)

Numerous standard peripherals can be added via drag and drop




Custom components developed when no standard component exists

# EMBEDDED SYSTEM DEVELOPMENT

Define the FPGA internal system architecture

Build a system by adding and connecting components in a GUI (Xilinx Platform Studio)



VHDL files for component “rf\_adc”

Custom components developed when no standard component exists




# EMBEDDED SYSTEM DEVELOPMENT

Define the FPGA internal system architecture

When done, generate a bit file -  
the binary program used to  
configure the FPGA



Remote reconfiguration of  
any FPGA via Ethernet




Custom components developed when  
no standard component exists



# SYSTEM INTEGRATION, SCALING AND SYNCHRONIZATION

Single chassis for simple systems, but more complex systems need to scale.



# SYSTEM INTEGRATION, SCALING AND SYNCHRONIZATION

Single chassis for simple systems, but more complex systems need to scale.


MOP282 - "A Deterministic, Gigabit Serial Timing, Synchronization and Data Link for the RHIC LLRF"



Update Link fiber optic connections

The Update Link is how we achieve system integration and synchronization.

- Encoded gigabit serial link for:
  - Deterministic timing (coded events)
  - Low latency communication (coded data)



Synchronous capture and broadcast of data

Eliminates constraints on system physical configuration




# MULTI-SYSTEM “SOFT” RESET (PHASE ALIGNMENT)

Consider 3 RF synthesizers.

Goal: On a trigger, System “B” and System “C” realign phase using System “A” as a reference.

Update Link Master




Constraints:

System “A” must continue operating unperturbed.


System “B” and System “C” must align to System “A” smoothly. No phase discontinuity.




# MULTI-SYSTEM “SOFT” RESET (PHASE ALIGNMENT)




# MULTI-SYSTEM “SOFT” RESET (PHASE ALIGNMENT)




# MULTI-SYSTEM “SOFT” RESET (PHASE ALIGNMENT)




# MULTI-SYSTEM “SOFT” RESET (PHASE ALIGNMENT)




# MULTI-SYSTEM “SOFT” RESET (PHASE ALIGNMENT)




# MULTI-SYSTEM “SOFT” RESET (PHASE ALIGNMENT)




# MULTI-SYSTEM “SOFT” RESET (PHASE ALIGNMENT)




# MULTI-SYSTEM “SOFT” RESET (PHASE ALIGNMENT)




# MULTI-SYSTEM “SOFT” RESET (PHASE ALIGNMENT)




# MULTI-SYSTEM “SOFT” RESET (PHASE ALIGNMENT)




# MULTI-SYSTEM “SOFT” RESET (PHASE ALIGNMENT)




# MULTI-SYSTEM “SOFT” RESET (PHASE ALIGNMENT)




# MULTI-SYSTEM “SOFT” RESET (PHASE ALIGNMENT)




# MULTI-SYSTEM “SOFT” RESET (PHASE ALIGNMENT)




# MULTI-SYSTEM “SOFT” RESET (PHASE ALIGNMENT)




# MULTI-SYSTEM “SOFT” RESET (PHASE ALIGNMENT)



# MULTI-SYSTEM “SOFT” RESET (PHASE ALIGNMENT)




# MULTI-SYSTEM “SOFT” RESET (PHASE ALIGNMENT)




**BROOKHAVEN**  
NATIONAL LABORATORY

# MULTI-SYSTEM “SOFT” RESET (PHASE ALIGNMENT)



# MULTI-SYSTEM “SOFT” RESET (PHASE ALIGNMENT)



# ACKNOWLEDGEMENTS

BNL Collider-Accelerator Department LLRF Group

Peggy Harvey

Tom Hayes

Geetha Narayan

Freddy Severino

Scott Yuan

Thanks to many other colleagues who provided support, effort and ideas.

Thanks to Alex Zaltsman and C-AD Management for providing their support and resources.