A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z  

Nakamura, T.

Paper Title Page
MOPAN009 Transverse Feedback Development at SOLEIL 161
 
  • R. Nagaoka, L. Cassinari, J.-C. Denard, J.-M. Filhol, N. Hubert, M.-P. Level, P. Marchand, C. Mariette, F. Ribeiro, R. Sreedharan
    SOLEIL, Gif-sur-Yvette
  • K. Kobayashi, T. Nakamura
    JASRI/SPring-8, Hyogo-ken
  
  With reduced vertical chamber aperture adopted all around the machine, the transverse impedance for the SOLEIL ring is enhanced both in its resistive-wall and broadband content. The predicted instability threshold currents being significantly low as compared to the nominal current in multibunch and in several single bunch modes, a decision was taken to install a digital bunch by bunch feedback system, with an aim to make it operational since the beginning of the storage ring operation. The system implemented comprises components developed elsewhere, particularly the FPGA processor of SPring-8, chosen among different possible solutions. Using a BPM and a stripline in the diagonal mode, a single unit of the FPGA processor board has shown to successfully suppress resistive-wall and ion induced multibunch instabilities in either one or both transverse planes. On top of the system characteristics, the paper discusses details of the obtained performance, as well as future extensions to overcome the encountered limitations.  
MOPAN056 Development of Digital Transverse Bunch-by-Bunch Feedback System of HLS 278
 
  • Z. R. Zhou, Y. B. Chen, L. J. Huang, B. Sun, J. H. Wang, Y. L. Yang, K. Zheng
    USTC/NSRL, Hefei, Anhui
  • K. Kobayashi, T. Nakamura
    JASRI/SPring-8, Hyogo-ken
  
  Funding: Supported by "National 211 Project"

To promote the transverse feedback system of HLS, we develop the transverse digital feedback system. The scheme of HLS digital feedback system is presented in this paper, and the primitive digital feedback experiment we have done in HLS is also included in the paper.