A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z    

North, M.R.W.

Paper Title Page
RPAP046 Real-Time Beam Loss Monitor Display Using FPGA Technology 2914
 
  • M.R.W. North, A.H. Kershaw
    CCLRC/RAL/ISIS, Chilton, Didcot, Oxon
 
  This paper outlines the design of a Real-time Beam Loss Monitor Display for the ISIS Synchrotron based at Rutherford Appleton Laboratory (Oxon, UK). Beam loss is monitored using 39 argon filled ionisation chambers positioned around the synchrotron, the levels of which are sampled four times in each cycle. The new BLM display acquires the signals and displays four histograms, each relating to an individual sample period; the data acquisition and signal processing required to build the display fields are completed within each machine cycle (50 Hz). Attributes of the new system include setting limits for individual monitors; displaying over-limit detection, and freezing the display field when a beam trip has occurred. The design is based around a reconfigurable Field Programmable Gate Array, interfacing to a desktop monitor via the VGA standard. Results gained using simulated monitor signals have proven the system.