# TERAHERTZ SAMPLING RATES WITH PHOTONIC TIME-STRETCH FOR ELECTRON BEAM DIAGNOSTICS

O. Manzhura<sup>1\*</sup>, M. Caselle<sup>1†</sup>, S. Bielawski<sup>2</sup>, S. Chilingaryan<sup>1</sup>, S. Funkner<sup>1</sup>, T. Dritschler<sup>1</sup>,
A. Kopmann<sup>1</sup>, M. J. Nasse<sup>1</sup>, G. Niehues<sup>1</sup>, M. M. Patil<sup>1</sup>, J. L. Steinmann<sup>1</sup>,
E. Bründermann<sup>1</sup>, E. Roussel<sup>2</sup>, C. Szwaj<sup>2</sup>, A.-S. Müller<sup>1</sup>
<sup>1</sup>Karlsruhe Institute of Technology, Eggenstein-Leopoldshafen, Germany
<sup>2</sup>PhLAM/CERLA, Villeneuve d'Ascq cedex, France

### Abstract

To understand the underlying complex beam dynamics in electron storage rings often large numbers of single-shot measurements must be acquired continuously over a long period of time with extremely high temporal resolution. Photonic time-stretch is a measurement method that is able to overcome speed limitations of conventional digitizers and enable continuous ultra-fast single-shot terahertz spectroscopy with rates of trillions of consecutive frames. In this contribution, a novel ultra-fast data sampling system based on photonic time-stretch is presented and the performance is discussed. THERESA (TeraHErtz REadout SAmpling) is a data acquisition system based on the recent ZYNO-RFSoC family. THERESA has been developed with an analog bandwidth of up to 20 GHz and a sampling rate of up to 90 GS  $s^{-1}$ . When combined with the photonic time-stretch setup, the system will be able to sample a THz signal with an unprecedented frame rate of 8 Tf s<sup>-1</sup>. Continuous acquisition for long observation times will open up new possibilities in the detection of rare events in accelerator physics.

## **INTRODUCTION**

Many scientific applications and experiments, especially in particle accelerator physics, require the continuous observation of non-repetitive and statistically rare events occurring on very short time scales. This imposes high technological challenges on Data Acquisition (DAQ) systems such as oscilloscopes. One of them is the limited temporal resolution of commercially available Analog-to-Digital-Converters (ADCs) [1]. In 1999 a first demonstration of a concept to overcome this limitation was presented [2]. To relax the demands on the data converter performance, prior to digitization, the signal under investigation is stretched in time using chirped optical pulses and the chromatic dispersion in optical fibers. This concept, also called Photonic Time-Stretch (PTS), is already successfully employed in combination with a real-time oscilloscope at the SOLEIL (Source optimisée de lumière d'énergie intermédiaire du LURE) synchrotron facility [3].

The second limitation is the short contiguous acquisition time of commercially available oscilloscopes, which is in the range of few milliseconds. Therefore, the continuous acquisition over long observation time (up to hours), e.g. for the study of the evolution of electron bunch profiles on a turn-by-turn basis, is not possible. To overcome these limitations THERESA, a new digitizer system suitable for PTS measurements, has been developed. THERESA consists of sixteen parallel sampling channels operating in timeinterleaved mode, which enables a sampling rate of over 90 GS s<sup>-1</sup> [4]. In the next sections an overview of the system is given and a description of the firmware architecture and calibration strategy is discussed.

### ARCHITECTURE

The digitizer architecture with the photonic time-stretch system is shown in Fig. 1. It consists of an optical time-stretching path, developed at Lille University [3], a fast photo-detector and the THERESA sampling system. THERESA contains a wideband power-divider, a sampling board and a readout card based on the recent ZYNQ-RFSoC technology.

### Time-Stretch Setup

The general principle of PTS is shown in Fig. 1. A broadband, chirped carrier laser pulse is fed through an electrooptical crystal which encodes the ultra-fast signal to be sampled onto to the laser pulse. The modulated laser pulses are then stretched in time by means of a long dispersive fiber until their duration is in the order of nanoseconds. The factor S, by which the pulse is slowed down, can be calculated by

$$S = 1 + \frac{L_2}{L_1},$$
 (1)

where  $L_1$  and  $L_2$  are the lengths of the two fibers [1,3].

### Sampling Board

The stretched and modulated pulse from the PTS is split into 16 identical signals by an active power divider. Each signal is fed into the individual channels on the THERESA card. High-bandwidth Track-and-Hold Amplifiers (THA) [5] device are employed to sample the input signal at a high rate. The sampling clock of the THAs is individually delayed by picosecond programmable delay chips [6]. One key feature of the THERESA architecture is its high flexibility in the sampling operation. The system can operate either in continuous or in single-shot sampling mode. In continuous mode, the phase of the sixteen parallel sampling channels are equally distributed over the sampling interval, which can

MC6: Beam Instrumentation, Controls, Feedback and Operational Aspects

<sup>\*</sup> olena.manzhura@kit.edu

<sup>†</sup> michele.caselle@kit.edu



Figure 1: Architecture of the photonic time-stretch setup and the THERESA digitizer [4].

be a multiple of the sync clock period, as shown in figure Fig. 2.

In the single-shot sampling mode, the phase of sixteen sampling channels is set with a minimum time distance of 11 ps. In this mode, the system will sample an input signal at the frame rate of 90 GS s<sup>-1</sup> [4].



Figure 2: Working principle of the THERESA system in continuous mode [4].

# Readout Card

The THERESA sampling card is connected to the Xilinx ZCU216 evaluation board, which is based on a ZYNQ UltraScale+ Radio Frequency System-on-Chip (RFSoC). This RFSoC integrates a Programmable Logic (PL), a Processing System (PS), sixteen 12-bit RF-ADCs and 14-bit RF-DACs, operating up to 2.5 GS s<sup>-1</sup> and 10 GS s<sup>-1</sup> respectively. Furthermore, the RFSoC hosts many peripherals on one single chip and, therefore, is an ideal platform for the integration of PL and System-on-Chip for data processing.

# FIRMWARE

The THERESA sampling board integrates two DAC channels for the generation of test signals that can be employed for

MC6: Beam Instrumentation, Controls, Feedback and Operational Aspects

the test and calibration of the sampling channels. Therefore, the first important tasks of the firmware are the generation of the calibration signal and the data acquisition from the sampling channels. The firmware architecture employed for the calibration of the system takes advantage of the Xilinx RF Evaluation Tool [7], which provides an evaluation software combined with a hardware test platform for data generation and acquisition. The hardware-test platform can be easily extended with custom designs according to user requirements. The simplified block diagram of the current firmware is shown in Fig. 3. The data generated by the PS are stored to an external DDR memory via Direct Memory Access (DMA) and then converted to an analog signal by the Xilinx RF data converter Intellectual Property (IP) block. The signal from the DAC channels is propagated to the sampling channels on the THERESA board and digitized by the ADCs integrated in the RFSoC. The digital samples from the ADCs are temporarily stored in the memory and accessed by the processor for further data analysis. The PS hosts an embedded Linux system with an user space application that allows the access to all peripheries and communicates with the evaluation tool software. The software implements control, data generation, acquisition, visualization and analysis functions and, therefore, provides all necessary tools for assessing the THERESA system performance.

# CALIBRATION AND CHARACTERIZATION

The software [7] provides all the tools necessary for characterization and calibration of the system. Online spectral analysis is performed on the acquired signals and presented to the user for a fast way of analyzing the spectral components. Furthermore, dynamic performance characteristics such as the Total Harmonic Distortion (THD), Signal-to-Noise Ratio (SNR) and Effective Number of Bits (ENOB) can be computed by the software. The calibration of the THERESA system is necessary to correct several mismatches intrinsic to the time-interleaving sampling method, like the additional spurs in the spectrum due to offset, gain,



Figure 3: Block diagram of the firmware. It consists of the Xilinx RF evaluation platform [7] for signal generation, acquisition and the slow-control interface for configuration of the sampling board components. The processor hosts an embedded Linux system and is responsible of the communication with the RF Evaluation GUI running on a PC.

timing and bandwidth mismatches of the ADCs. Gain mismatch creates a frequency spur at  $f_s/M$ , while all of the other mismatches create components at  $f_s/M \pm f_{IN}$ , where  $f_s$  is the sampling frequency, M the number of ADCs in the array and  $f_{IN}$  the frequency of the input signal<sup>1</sup> [4,8]. The offset and gain mismatches can be measured by applying a low frequency signal by the DAC. In order to compensate these mismatches, one ADC is taken as reference and the offset and gain of the other converters are matched to it. Phase and bandwidth mismatches can be measured by applying sinusoidal signals with different frequencies as described in [4]. To reduce these mismatches, the sampling clocks and analog traces are routed with a precise timing/length match in order to have a time skew down to 1.2 ps.

An example test setup for characterization and calibration is shown in Fig. 4. The output from the DAC channel is fed back via a power-divider to four ADC channels. The data converter reference sampling clock is provided by the Phase-Locked Loop (PLL) on the sampling board.

### CONCLUSION

The measurement of events occurring in the time range of femtoseconds over long observation times poses great technological challenge on DAQ systems. It requires carefully designed high-bandwidth and low-noise sampling circuits and a readout systems capable of high data-throughput and processing. The latest generation of ZYNQ UltraScale+ RF-



Figure 4: THERESA test setup for characterization and calibration.

SoC has proven to be an efficient platform that simplifies hardware and software design. The THERESA sampling system is a result of a close collaboration between engineers and beamline scientists. This collaboration has produced one of the fastest digitizer available in the scientific community with an analog bandwidth up to 20 GHz and a sampling rate up to 90 GS s<sup>-1</sup>. When combined with the PTS setup developed at Lille University, the system will be able to sample an incoming optical signal with an unprecedented frame rate of 8 Tf s<sup>-1</sup>. The continuous acquisition for long observation times by high data throughput readout electronics will open up new possibilities for real-time data processing and fast detection of rare events nowadays considered very difficult to observe.

<sup>&</sup>lt;sup>1</sup> Assuming equidistant sampling points.

### REFERENCES

- A. Mahjoubfar, D. V. Churkin, S. Barland, N. Broderick, S. K. Turitsyn, and B. Jalali, "Time stretch and its applications", *Nature Photonics*, vol. 11, pp. 341–351, 2017.
- [2] A. S. Bhushan, F. Coppinger, and B. Jalali, "Time-stretched analogue-to-digital conversion", *Electronics Letter*, vol. 34, no. 9, pp. 839–841, 1998. doi:10.1049/el:19980750
- [3] E. Roussel *et al.*, "Observing microscopic structures of a relativistic object using a time-stretch strategy", *Scientific Reports*, no. 10330, 2015. doi:10.1038/srep10330
- [4] M. Caselle *et al.*, "Terabit sampling system with photonic time-stretch analog-to-digital converter", *SPIE Real-time Measurements, Rogue Phenomena, and Single-Shot Applications VII*, vol. 11986, pp. 21–33, 2022.
- [5] Analog devices, "Ultra-wideband 4 GS/s Track-and-Hold Amplifier DC - 18 GHz", 2015, accessed

05.06.2022, https://www.analog.com/media/en/ technical-documentation/data-sheets/hmc661.pdf

- [6] ON semiconductors, "2.5V / 3.3V Dual Channel Programmable Clock/Data Delay with Differential LVPECL Outputs", 2012, accessed 05.06.2022, https://www.onsemi. com/pdf/datasheet/nb61295-d.pdf
- [7] Xilinx, "Zynq UltraScale+ RFSoC ZCU208 and ZCU216 RF Data Converter Evaluation Tool", 2021, accessed 05.06.2022, https://docs.xilinx.com/v/u/en-US/ ug1433-zcu216-rfsoc-eval-tool
- [8] J. Harris, "The ABCs of Interleaved ADCs", 2019, accessed 05.06.2022, https://www.semanticscholar.org/paper/The-ABCs-of-Interleaved-ADCs-Harris/9c5dbadbe8236328b933476326e37878792acb53