

National Synchrotron Light Source II



# VME2E: VME to Ethernet

-- Common hardware platform for legacy VME module upgrade

Yuke Tian

DSSI at NSLS-II , Brookhaven National Laboratory

James Jamilkowski


Controls Group, Electron-Ion Collider, Brookhaven National Laboratory

# Outline


- VME system: a brief review
- VME modules at NSLS-II and upgrade plan
- VME2E: common platform for legacy VME module upgrade
- Summary

# VME system: a brief review

Let's travel back to 1980-1990's: beam loss monitor system at LHC



4000 detectors in LHC tunnel



# VME: a brief review

## Front-end computer (FEC) improvement:

- 1979: Motorola 68000 (m68k): 68k transistor, 3.5um technology, 4-16.67MHz
- 1988: MVME147 MC68030: 16-33MHz, 4K SRAM, 32MB DRAM
- 1992: MVME162, 1.6million transistor, 90-120MHz, 0.5um technology,
- 2010: MVME3100, PowerPC MPC8540, 1GHz, 500MB DDR, 2eSST

## Operating system: real-time OS

- VxWorks/Tornado (WindRiver Systems)
- RTEMS (OAR Corp)
- LynxOS (Lynx Real Time Systems)
- OS-9 (MicroWare)
- SPECTRA/VRTX (Microtech Research)





Figure 1: VME Crate's arrangement for the BLM system:  
1. Crate's CPU, 2. Timing card (CTRV), 3. Processing modules (BLETC), 4. Timing card (BOBR), 5. Combiner card (BLECOM).

(from Bernd Dehning, CERN)

# VME system: a brief review



4000 detectors in LHC tunnel

(from Bernd Dehning, CERN)


Figure 1: VME Crate's arrangement for the BLM system:  
1. Crate's CPU, 2. Timing card (CTRV), 3. Processing modules (BLETC), 4. Timing card (BOBR), 5. Combiner card (BLECOM).

BLM and control

# VME system: a brief review

3 area VME has been improving:

- Front-end computer (FEC)
- Operating system: real-time OS
- Back plane communication



Architecture of ATCA or microTCA

## Challenges for VME system

1. VME protocol is based on master-slave communication: backplane is shared by all VME boards -- basically this is a sequential operation.
2. When new devices, such as FPGA, is more powerful, each VME module can have huge parallel computing power. How to release each module's computing power ?
3. FPGA is a hard real-time operating system. It can process all the fast data. Do we still need real-time operating system on the FEC ?
4. FEC and RTOS support become challenging.






Figure 3. Typical 12-slot MicroTCA Shelf

*But, how to upgrade for the existing VME modules without being fully replaced by uTCA ?*

# VME modules at NSLS-II and upgrade plan



MRF EVR and 200MSPS ADC (**obsolete**)



4-channel 1MSPS ADC cards (**obsolete**)



Struck 16-channel 100MSPS ADC

## VME system obsolete issues:


- FEC
- OS support
- VME module

Upgrade path


## Design new boards:

- No need to communicate with FEC through backplane.
- Each module has own Ethernet port for communication.
- Use VME form factor for one-to-one replacement.
- Only use power/ground from the VME backplane.
- EVR to Ethernet.

# VME2E: common platform for legacy VME module upgrade





Design goal: common FPGA board with VME form factor  
→ Common platform for legacy VME module upgrade



**Xilinx SOM ecosystem**


# FPGA System on module (SOM): Kria K26 and K24



Kria K26 SOM  
(top: front; bottom: back)

## Why SOM (instead of chip-down solution) ?

- SOM integrates the common core components (FPGA, DDR4, flash, power management) on a single production-ready printed circuit board
- No reinvent the wheel: save valuable engineering resources on PCB design and manufacture
- Put customized design on the base PCB: alleviate design complexity and speed development
- Reduce manufacturing time and materials cost
- Simplify product life cycle management: vendor guarantee compatibility
- Streamline operational flows and manage inventory costs



Kria K24 SOM

(released Sept.19, 2023, 3 weeks ago)


- Small form factor (half size of a credit card)
- Low power, cost-optimized, DSP-based applications
- Connector compatible with K26



High Compute SOM  
(Coming soon)

- High real-time compute/watt for edge AI applications

# VME2E modules status



## Status

- Project is founded in April 2023.
- An open hardware design effort: PCB design with KiCad (open-source tools)
- PCB design on going.
- SOM, ADC identified and purchased.
- FPGA design in progress.
- EPICS driver (pscDrv).
- EPICS IOC: in progress.
- CSS page: will be same as the existing pages.

# Summary

- VME system was a huge success.
- VME communication protocol is master-slave based mode. It can be upgraded to switch-based communication such as ATCA/microTCA.
- When ATCA/microTCA is not applicable, in-place upgrade using FPGA/Ethernet could remove the obsolescence issues of FEC and the operating system.
- Latest FPGA SOM and HPC FMC will make the design a common platform for legacy VME module upgrade.
- VME2E: common hardware platform for in-place upgrade.