

# HydRA: a System-on-Chip to Run Software in Radiation-Exposed Areas

Javier Serrano  
on behalf of Tristan Gingold and the CERN BE-CEM-EDL  
team

European Organisation for Nuclear Research  
(CERN)

ICALEPCS 2023, Cape Town, South Africa

9 October 2023


# Outline

- 1 Background
- 2 The DI/OT platform
- 3 HydRA
- 4 Tests
- 5 Summary and conclusion

# Outline

- 1 Background
- 2 The DI/OT platform
- 3 HydRA
- 4 Tests
- 5 Summary and conclusion

# Radiation effects in electronics




Courtesy Rudy Ferraro. See a recording of his seminar at <https://indico.cern.ch/event/1162735/>.


# Outline

- 1 Background
- 2 The DI/OT platform
- 3 HydRA
- 4 Tests
- 5 Summary and conclusion

# The DI/OT kit




# The radiation-tolerant system board




# Outline

- 1 Background
- 2 The DI/OT platform
- 3 HydRA**
- 4 Tests
- 5 Summary and conclusion

# Triple Modular Redundancy (TMR)



# Triple Modular Redundancy (TMR)



# Motivation for a rad-tol SoC

## Testing is costly

- Every application in principle requires custom gateware for the IGLOO2 FPGA.
- Radiation-testing campaigns adversely affect iteration time.

# Motivation for a rad-tol SoC

## Testing is costly

- Every application in principle requires custom gateware for the IGLOO2 FPGA.
- Radiation-testing campaigns adversely affect iteration time.

## If we can design a rad-tol soft-CPU:

- The gateware is designed and tested once for all applications.
- Customisation ideally requires only firmware (i.e. software) changes. Iteration time is greatly diminished.

# Which core to use?

## RISC-V

- Instruction Set Architecture (ISA) unencumbered by patents.
- Better support from gcc and llvm. Smaller binaries than for LM32 (the soft CPU we used in the past).
- Adding new instructions is well supported.
- Very widely used. Lots of examples and support.

# Which core to use?


## RISC-V

- Instruction Set Architecture (ISA) unencumbered by patents.
- Better support from gcc and llvm. Smaller binaries than for LM32 (the soft CPU we used in the past).
- Adding new instructions is well supported.
- Very widely used. Lots of examples and support.


## The uRV core

- Already used in other projects in our section. Easy to integrate.
- Open-source (<https://ohwr.org/project/urv-core/wikis>), small (can fit many in a single FPGA).

# HydRA architecture




# System architecture



# Outline


- 1 Background
- 2 The DI/OT platform
- 3 HydRA
- 4 Tests**
- 5 Summary and conclusion

# Radiation Test Setup




Courtesy Rudy Ferraro.

# In practice



# Results



Successfully reached 500Gy TID

# Outline

- 1 Background
- 2 The DI/OT platform
- 3 HydRA
- 4 Tests
- 5 Summary and conclusion**

## Summary and conclusion 1/2

- A rad-tol SoC can greatly improve flexibility and iteration time in the development of controls exposed to radiation.
- HydRA uses flash-based FPGA technology plus triplication and other techniques to provide a solution which is adequate for environments exposed to a few tens of Gy per year.
- HydRA is part of the DI/OT ecosystem, a modular kit which helps develop hardware, gateware, firmware and software for the lowest layer of the control system.

## Summary and conclusion 2/2

- To know more about DI/OT:  
<https://ohwr.org/project/diot/wikis>
- To know more about HydRA:
  - <https://ohwr.org/project/hydra/wikis>
  - <https://indico.cern.ch/event/1227923>  
(seminar by Tristan Gingold)