# **WEPV033**

J.M. Nogiec, P. Thompson Fermi National Accelerator Laboratory, Batavia, IL 60510





ation	Description
ties	Sets the ADC gains and number of triggers to take data for.
	Begins the measurement.
	Stops data acquisition, regardless of status.
erature	Reads ADC temperatures for offline correction.
erometer	Reads probe orientation.







## **WEPV033**

J.M. Nogiec, P. Thompson Fermi National Accelerator Laboratory, Batavia, IL 60510

**Extensible Digital Integrator (EDI) RTOS** Communication Control TCP Data Data Reader Executor DSA ADC DMA DMA **FPGA** Integrator Data Timing Aggregator Auxiliary I/O Digital I/O Rotary Encoder Accelerometer, etc.

- The EDI is structured as a set of interconnected modules that communicate using data queues.
- acquiring data and reading triggers from the angular encoder.
- Integrated ADC samples and timing to the real-time OS, where they are transmitted to the consumer.
- the TCP connection for further processing.



 After receiving a start command from a TCP connection, the system will begin

data are aggregated and are sent back No data is stored on disk in the EDI but is instead continuously streamed over







# **WEPV033**

J.M. Nogiec, P. Thompson Fermi National Accelerator Laboratory, Batavia, IL 60510



- Triggers do not necessarily arrive at the same time as ADC samples, therefore partial samples must be accounted for.
- Fractions of a sample are tracked in the sample queue.
- This integration operation occurs in parallel on all ADC channels.



Time

- Typically, an angular encoder is used to generate external triggers.
- With the potential for electrical and/or mechanical noise on these trigger lines, the FPGA introduces a debouncing delay to validate triggers before their timing is accepted into the queue.



# Fermilab (2) ENERGY





J.M. Nogiec, P. Thompson Fermi National Accelerator Laboratory, Batavia, IL 60510







• FPGAs are frequently used as coprocessors whenever parallelized or computationally intensive tasks need to be offloaded from the CPU. In many cases when FPGAs are used in DAQ hardware, they are implemented as signal processors that perform operations on raw samples. The EDI combines both of these hierarchies into a single architecture, in order to both integrate and aggregate

### J.M. Nogiec, P. Thompson Fermi National Accelerator Laboratory, Batavia, IL 60510

### **COTS Hardware**

**WEPV033** 





- NI PXIe-4464 ADCs are members of the DSA family of modules with delta-sigma converters. They offer high resolution (24 bits) with high sampling rates (up to 204.8kS/s), 6 gains, and 4 simultaneously sampled input channels.
- NI PXIe-7856 Multifunction Reconfigurable modules feature high-performance FPGAs that add fast signal processing capability to PXI systems. They offer 8 16bit SAR ADCs, 8 16 bits DACs, 48 digital I/O channels and a Kintex-7 160T FPGA.

Sets the ADC ga to take data for.
Begins the mea
Stops data acqu
Reads ADC car correction.
Reads probe or







### Description

ains and number of triggers

### asurement.

uisition, regardless of status.

### rd temperatures for offline

rientation.





