

# TUPV004 THE FPGA-BASED CONTROL ARCHITECTURE, EPICS INTERFACE AND ADVANCED OPERATIONAL MODES OF THE HIGH-DYNAMIC DOUBLE-CRYSTAL MONOCHROMATOR FOR SIRIUS/LNLS



R. R. Geraldes<sup>1,\*</sup>, J. L. Brito Neto, L. P. Carmo, E. P. Coelho, A. Y. Horita, S. A. L. Luiz, M. A. L. Moraes, LNLS/CNPEM, Campinas, Brazil

<sup>1</sup>also at the CST Group, Eindhoven University of Technology (TUE), Eindhoven, The Netherlands




TUPV004

## Introduction: High-Dynamic DCM




TUPV004

## Control Architecture





FPGA controller design and deployment workflow





TUPV004

## Integrated Control Diagram




TUPV004


## Undulator Integration Results






Scanning:  
Scan range: 1 keV  
Scan times: 4 to 12 s




# Introduction: High-Dynamic DCM




- Control-based instrument
- $10 \text{ nrad}_{\text{RMS}}(1\text{-}2.5\text{kHz})$  – Static and Scanning
- 2.3 to 72 keV
- $5\text{e-}8 \text{ mbar}$ , cryogenic cooling




# Control Architecture





FPGA controller design and deployment workflow




# Integrated Control Diagram



## Kyma Undulator




# Undulator Integration Results



**Scanning:**

**Scan range: 1 keV**

**Scan times: 4 to 12 s**



**Stand-still**

