JACoW logo

Journals of Accelerator Conferences Website (JACoW)

JACoW is a publisher in Geneva, Switzerland that publishes the proceedings of accelerator conferences held around the world by an international collaboration of editors.


RIS citation export for THBR02: White Rabbit and MTCA.4 Use in the LLRF Upgrade for CERN’s SPS

TY  - CONF
AU  - Włostowski, T.
AU  - Adrianek, K.
AU  - Arruat, M.
AU  - Baudrenghien, P.
AU  - Butterworth, A.C.
AU  - Daniluk, G.
AU  - Egli, J.
AU  - Gill, J.R.
AU  - Gingold, T.
AU  - González Cobas, J.D.
AU  - Hagmann, G.
AU  - Kuzmanović, P.
AU  - Lampridis, D.
AU  - Lipiński, M.M.
AU  - Novel González, S.
AU  - Palluel, J.P.
AU  - Rizzi, M.
AU  - Spierer, A.
AU  - Sumiński, M.
AU  - Wujek, A.
ED  - Furukawa, Kazuro
ED  - Yan, Yingbing
ED  - Leng, Yongbin
ED  - Chen, Zhichu
ED  - Schaa, Volker R.W.
TI  - White Rabbit and MTCA.4 Use in the LLRF Upgrade for CERN’s SPS
J2  - Proc. of ICALEPCS2021, Shanghai, China, 14-22 October 2021
CY  - Shanghai, China
T2  - International Conference on Accelerator and Large Experimental Physics Control Systems
T3  - 18
LA  - english
AB  - The Super Proton Synchrotron (SPS) Low-level RF (LLRF) system at CERN was completely revamped in 2020. In the old system, the digital signal processing was clocked by a submultiple of the RF. The new system uses a fixed-frequency clock derived from White Rabbit (WR). This triggered the development of an eRTM module for generating very precise clock signals to be fed to the optional RF backplane in MTCA.4 crates. The eRTM14/15 sandwich of modules implements a WR node delivering clock signals with a jitter below 100 fs. WR-clocked RF synthesis inside the FPGA makes it simple to reproduce the RF elsewhere by broadcasting the frequency-tuning words over the WR network itself. These words are received by the WR2RF-VME module and used to produce beam-synchronous signals such as the bunch clock and the revolution tick. This paper explains the general architecture of this new LLRF system, highlighting the role of WR-based synchronization. It then goes on to describe the hardware and gateware designs for both modules, along with their supporting software. A recount of our experience with the deployment of the MTCA.4 platform is also provided.
PB  - JACoW Publishing
CP  - Geneva, Switzerland
SP  - 847
EP  - 852
KW  - LLRF
KW  - controls
KW  - FPGA
KW  - cavity
KW  - network
DA  - 2022/03
PY  - 2022
SN  - 2226-0358
SN  - 978-3-95450-221-9
DO  - doi:10.18429/JACoW-ICALEPCS2021-THBR02
UR  - https://jacow.org/icalepcs2021/papers/thbr02.pdf
ER  -