JACoW logo

Journals of Accelerator Conferences Website (JACoW)

JACoW is a publisher in Geneva, Switzerland that publishes the proceedings of accelerator conferences held around the world by an international collaboration of editors.


BiBTeX citation export for THBR02: White Rabbit and MTCA.4 Use in the LLRF Upgrade for CERN’s SPS

@inproceedings{włostowski:icalepcs2021-thbr02,
  author       = {T. Włostowski and K. Adrianek and M. Arruat and P. Baudrenghien and A.C. Butterworth and G. Daniluk and J. Egli and J.R. Gill and T. Gingold and J.D. González Cobas and G. Hagmann and P. Kuzmanović and D. Lampridis and M.M. Lipiński and S. Novel González and J.P. Palluel and M. Rizzi and A. Spierer and M. Sumiński and A. Wujek},
% author       = {T. Włostowski and K. Adrianek and M. Arruat and P. Baudrenghien and A.C. Butterworth and G. Daniluk and others},
% author       = {T. Włostowski and others},
  title        = {{White Rabbit and MTCA.4 Use in the LLRF Upgrade for CERN’s SPS}},
  booktitle    = {Proc. ICALEPCS'21},
  pages        = {847--852},
  eid          = {THBR02},
  language     = {english},
  keywords     = {LLRF, controls, FPGA, cavity, network},
  venue        = {Shanghai, China},
  series       = {International Conference on Accelerator and Large Experimental Physics Control Systems},
  number       = {18},
  publisher    = {JACoW Publishing, Geneva, Switzerland},
  month        = {03},
  year         = {2022},
  issn         = {2226-0358},
  isbn         = {978-3-95450-221-9},
  doi          = {10.18429/JACoW-ICALEPCS2021-THBR02},
  url          = {https://jacow.org/icalepcs2021/papers/thbr02.pdf},
  abstract     = {{The Super Proton Synchrotron (SPS) Low-level RF (LLRF) system at CERN was completely revamped in 2020. In the old system, the digital signal processing was clocked by a submultiple of the RF. The new system uses a fixed-frequency clock derived from White Rabbit (WR). This triggered the development of an eRTM module for generating very precise clock signals to be fed to the optional RF backplane in MTCA.4 crates. The eRTM14/15 sandwich of modules implements a WR node delivering clock signals with a jitter below 100 fs. WR-clocked RF synthesis inside the FPGA makes it simple to reproduce the RF elsewhere by broadcasting the frequency-tuning words over the WR network itself. These words are received by the WR2RF-VME module and used to produce beam-synchronous signals such as the bunch clock and the revolution tick. This paper explains the general architecture of this new LLRF system, highlighting the role of WR-based synchronization. It then goes on to describe the hardware and gateware designs for both modules, along with their supporting software. A recount of our experience with the deployment of the MTCA.4 platform is also provided.}},
}