

WEPHA096





Reproduction of FREV0 in the slave node will be implemented by counting FRF/DIV in the FPGA e.g., the FPGA counts 17.54 MHz (=FRF/29), then it outputs a signal when the counter reaches 84 (=2,436/29)

To align this output signal with FREV0, a timestamp is recorded by the master node at the time the FREV0 signal input is utilized

- This function will be implemented in the same way as the FREVO distribution.
 - · e.g., when a signal obtained by FRF/384 is desired, the slave node counts a 17.54 MHz (=FRF/29) clock and generates a signal every time the counter reaches 12.
- e.g., if a divided signal of F_{REV0/21} is required, the slave node counts a 17.54 MHz (=F_{RE/29}) clock and outputs the signal every time the counter amounts to 84 \times 21.