JACoW logo

Joint Accelerator Conferences Website

The Joint Accelerator Conferences Website (JACoW) is an international collaboration that publishes the proceedings of accelerator conferences held around the world.


BiBTeX citation export for MOPHA076: Timing System Upgrade for Medical Linear Accelerator Project at SLRI

@InProceedings{rujanakraikarn:icalepcs2019-mopha076,
  author       = {R. Rujanakraikarn and P. Koonpong and S. Tesprasitte},
  title        = {{Timing System Upgrade for Medical Linear Accelerator Project at SLRI}},
  booktitle    = {Proc. ICALEPCS'19},
  pages        = {392--394},
  paper        = {MOPHA076},
  language     = {english},
  keywords     = {timing, FPGA, hardware, GUI, electron},
  venue        = {New York, NY, USA},
  series       = {International Conference on Accelerator and Large Experimental Physics Control Systems},
  number       = {17},
  publisher    = {JACoW Publishing, Geneva, Switzerland},
  month        = {08},
  year         = {2020},
  issn         = {2226-0358},
  isbn         = {978-3-95450-209-7},
  doi          = {10.18429/JACoW-ICALEPCS2019-MOPHA076},
  url          = {https://jacow.org/icalepcs2019/papers/mopha076.pdf},
  note         = {https://doi.org/10.18429/JACoW-ICALEPCS2019-MOPHA076},
  abstract     = {A prototype of 6 MeV medical linear accelerator has been under development at Synchrotron Light Research Institute (SLRI). Several subsystems of the machine have been carefully designed and tested to prepare for x-ray generation. To maintain proper operation of the machine, pulse signals are generated to synchronize various subsystems. The timing system, based on the previous version designed on Xilinx Spartan-3 FPGA, is upgraded with better timing resolution, easier configuration with more timing channels, and future expansion of the system. A new LabVIEW GUI is also designed with more details on timing parameters for easy customization. The result of this new design is satisfactorily achieved with the resolution of 10 nanoseconds per time step and up to 15 synchronized timing channels implemented on two FPGA modules.},
}