



# Floating-Point HW Accelerator for Phase & Magnitude Detection and Filtering in a Beam Phase Control System




# Application Overview

- We present a hardware accelerator for digital signal processing tasks in a beam-phase control system, such as
  - phase and magnitude detection,
  - frequency-adaptive filtering and
  - variable-gain amplification.




# Hardware Architecture

- Our architecture primarily consists of
  - CORDIC-based phase & magnitude detectors
  - LMS-adaptive FIR filters
- All computation is performed in 32-bit floating-point arithmetic
  - to improve the precision and
  - to better deal with the large dynamic data range
- Different design alternatives have been investigated



Adaptive FIR filter architecture




CORDIC architecture alternatives


# Results

- We compared the output of our system against a reference model and determined the error
- We analyze the effect of different design parameters
  - on the output error and
  - on resource consumption and processing speed



- $\text{lorentzFactorAtTransition}$ : 15.63
- $\text{bendingRadius}_m$ : 47.36
- $\text{circumference}_m$ : 1083.6
- $\text{chargeNumber}$ : 28
- $\text{restMass}_u$ : 238.050783
- $\text{harmonicNumber}$ : 10
- $\text{initialEnergy}_eVpu$ : 200.0e6
- $\text{initialFrequencyEstimate}_Hz$ : 612.7
- $\text{initialMagneticFlux}_T$ : 384.524e-3
- $\text{initialVoltage}_V$ : 44.00e3
- $\text{initialFrequency}_Hz$ : 1.57059e6



System-level simulation model



System Input and Output



Error vs. # of Iterations