

Abstract

The characterisation of novel beam loss monitoring front-end converters, based on radiation-hardened application-specific integrated circuits (ASIC), is undergoing at CERN. An effective performance analysis of the newly developed ASICs plays a key role in their candidacy for the future installation in the HL-LHC complex. This work introduces the latest test-bed architecture, used to characterise such a device, together with the variety of audits involved. Special focus is given on the verification methodology of data acquisition and measurements, in order to allow a detailed study of the conversion capabilities, the evaluation of the device resolution and the linearity response. Finally, the first results of post-irradiation measurements are also reported.

Introduction

The Beam Loss Monitoring (BLM) is an essential 50 acquisitions from 1pA to 1nA, of 10s each, protection system of particle accelerators, since it • 500 acquisitions from 1nA to 1mA, of 1s each. prevents equipment damage, and the quench of the **Device Irradiation** superconductive magnets (as in LHC), in case of Total ionisation dose (TID) and single latch-up / unwanted loss particle energy depositions outside the 9bit WILKINSON AD beam pipes. In view of the HL-LHC upgrade, major correct behaviour of the irradiated circuits and renewals of the BLM electronics are planned, requiring Figure 1: BLMASIC-CFCv2 Conversion Architecture. the specifications compliance. In a preliminary enhanced radiation tolerance front-ends (up to Methodology study we compared one brand new device with 100MRad TID), faster response to high losses (down to five others irradiated with X-Rays (performed at 10µs) and better noise performances (< 1pA). This has **Basics Device Functionality Tests** EP-ESE-ME). Afterward, other sources will be demanded the development of a new BLM Application Initially, the rail currents and the power consumptions used, such as: high-energy protons (at the PSI) Specific Integrated Circuit (BLMASIC), able to convert are measured (Ptot = 71 mW). Then, simple queries are and mixed field radiation (at CHARM - CERN). the detector analogue currents into digital data performed on the I²C configuration interface and \checkmark Data Analysis & Results streams, which are transmitted to the back-ends by validated by using a logical protocol checker. Thus, the optical fibres. Strict validation tests and performance fast output data lanes are connected to an oscilloscope The raw data require a pre-processing, to collect 7 retrieve the first raw results. Finally, reset events and device boot. An internal dead-lock state issue has been **Conversion Architecture** observed at slow power-up ramps. This has been

characterisations are required for such a device, and the 8b/10b decoder, included in this latter, has the measure registers and produce convenient carried-on at the SY-BI-BL laboratories. The device allowed to validate the data frame compliance and to forms. Since computationally expensive, because conversion architecture, the involved methodology and of bit-addressing, a specific parallelised software first post-irradiation results are reported. power cycles are tested, verifying the reliability of the has been developed. Later, to compute the device conversion characteristic and its error, a procedure is designed. Due to the input high The BLMASIC-CFCv2 has been used in this test-bed. Its corrected in the newest BLMASIC-CFCv3. dynamic range (180dB) and to stay within the conversion architecture (Fig. 1) is based on a current-to- Conversion Performances desired precision, several measurement durations frequency converter. It synthesises a triangular The test-bed (Fig. 2) has been assembled to inject are considered: < 100 µs for currents > 10 µA, > 10 z waveform and, by using a counter, measures its calibrated current sweeps into the device and to for currents ~1pA. The procedure consists in: 1. frequency, which is proportional to the input current monitor simultaneously its internal registers content. partitioning of the full samples in clusters of the intensity. A next processing allows to yield the resulting The output lane is now connected to a properly specified time window; 2. averaging of the data losses. Furthermore, an auxiliary Wilkinson ADC directly programmed FPGA board, providing the clock and the within each of the cluster; 3. the computation of monitors the waveform value, to improve the data acquisition. For each testing current, the overall the standard deviation amongst all averaged measurement speed and the resolution. device memory content is stored on a terminal PC. measures; 4. computation of all samples average, representing the reference result. The Wilkinson Acquisition Board Figure 2: Characterisation Test-Bed Architecture. ADC data follows a similar procedure, in which **Characterisation PCBs** step 2 is replaced by computing the slope Iermina **GPIB** controlled **Current Source** discarded. Fig. 3 shows a relevant result obtained averaging time window is set to 100µs. X X X XI²C to Ethernet for high currents with CFC counter data only. It Data reports the measured versus the injected current.



Methodology, Characterisation and Results from the Prototype **Beam Loss Monitoring ASIC at CERN**

F. Martina^{1,2}, C. Zamantzas, L. Giangrande, J. Kaplon, P.V. Leitao, CERN, Geneva, Switzerland J. Bradley, C. P. Welsch¹, University of Liverpool, Liverpool, UK ¹also at Cockcroft Institute, Warrington, UK²also at University of Liverpool, Liverpool, UK



Data are transmitted to it by using UDP based stored:

No major performance drifts have been observed amongst the devices. The ripples in the error plot seem due to the data processing, not reflecting physical phenomena. Relative errors packets over a gigabit Ethernet interface. We have been computed by combining the data of the two plots. It turns out that a measurement error smaller than the 10% is observed for currents greater than $3\mu A$, while it stays below the 1% for currents above 35µA. This is well inside the design specifications and it can be improved by advanced filtering techniques. Finally, a deviation from the linearity has been event-upset (SEL / SEU) tests need to verify the observed, which degrades the accuracy for currents in full-scale regime. This is due to a connection bug in the input stage clamping diodes, which has been solved in the v3 upgrade.



magnitude of the waveform trough a linear Figure 3: Conversion characteristic (top) and absolute errors (bottom) regression. Clusters including direction swaps are by a logarithmic current sweep of 500 values from 1nA to 1mA. The

The IBIC 2021 Conference proceeding ID code: **TUPP34**. Bibliographical references are reported therein.