The Joint Accelerator Conferences Website (JACoW) is an international collaboration that publishes the proceedings of accelerator conferences held around the world.
@unpublished{xie:ibic2021-mopp42,
author = {Z.X. Xie and D.P. Jin and M.T. Kang and Z.C. Mu and D.Y. Wang and L. Zeng and Y.L. Zhang and P. Zhu},
% author = {Z.X. Xie and D.P. Jin and M.T. Kang and Z.C. Mu and D.Y. Wang and L. Zeng and others},
% author = {Z.X. Xie and others},
title = {{Several Key Circuit Designs in HEPS-FOFB}},
booktitle = {Proc. IBIC'21},
language = {english},
intype = {presented at the},
series = {International Beam Instrumentation Conference},
number = {10},
venue = {Pohang, Rep. of Korea},
publisher = {JACoW Publishing, Geneva, Switzerland},
month = {10},
year = {2021},
note = {presented at IBIC'21 in Pohang, Rep. of Korea, unpublished},
abstract = {{The bunch size of HEPS is up to micrometer level, so it is very vulnerable to external interference. FOFB(Fast Orbit Feedback) is used to counteract external interference and improve beam quality. HEPS Fofb independently developed hardware equipment, used to collect 576 BPM data, and then distributed to 192 fast corrector power supply after matrix operation and PI operation. Fofb is divided into 16 sub-sites, each sub-site uses a single circuit main board, each site processes 36 BPM data, 24 (X & Y axis) corrector power supply. Two Xilinx FPGA chips are mounted on the circuit board, one is for high-speed data processing, the other is network transmission and low-speed data processing. Because the single board processing business is very large, there are more than 15 channels of high current and low noise power supply, more than 60 channels of low jitter clock, and tens of centimeters of 10Gbps high-speed transmission path. This paper will introduce the simulation and design of power supply, clock and high-speed transmission in detail.}},
}