

# HIGH-SPEED DIRECT SAMPLING FMC FOR BEAM DIAGNOSTIC AND ACCELERATOR PROTECTION APPLICATIONS

Johannes Zink

7<sup>th</sup> IBIC, Shanghai 2018

**microTCA**  
TECHNOLOGY LAB



# AGENDA


1. DFMC-DS500 Digitizer Board
2. DAQ-System (Firmware / Software)
3. Coarse BAM Channel in FLASH
4. Test Measurements and Results

## DFMC-DS500 Overview

High-Speed Direct Sampling FMC for Beam Diagnostic and Accelerator Protection Applications

J.Zink, 2018-09-13, Shanghai

3



- single width FMC according to ANSI/VITA 57.1 standard
- 8.5 mm stacking height
- air cooled, shielding cage + heatsink planned
- front panel: 5 RF SSMC + 1 HDMI Type D (micro) connectors
- 12-Bit, 500/800 MSP/s Dual Ch., 1/1.6 GSP/s Single Ch.

7<sup>th</sup> IBIC, Shanghai 2018

**microTca**  
TECHNOLOGY LAB

**HELMHOLTZ**  
RESEARCH FOR GRAND CHALLENGES







# DFMC-DS500 Overview

High-Speed Direct Sampling FMC for Beam Diagnostic and Accelerator Protection Applications

J.Zink, 2018-09-13, Shanghai

4

- ADC input bandwidth: 2.7 GHz
- fully diff. amplifier [4,5] LS bandwidth: 4.8 GHz
- no anti-aliasing filter present
- variants with up to 3.2 GSP/s




7<sup>th</sup> IBIC, Shanghai 2018

**microTCA**  
TECHNOLOGY LAB


**HELMHOLTZ**  
RESEARCH FOR GRAND CHALLENGES



- DFMC-DSX00-INTERFACE connected to LVDS data lanes → delay calibration
  - DSX\_PKT\_GEN generates AXI stream packets readable by AXI DMA core
  - AXI\_DMA dumps data into DDR4 via AXI SmartConnect
  - XDMA PCIe core controls cores via AXI Lite
  - XDMA has full AXI connection to DDR4 via SMC → reads data from DDR4
- (see also THOA01, IBIC 2018, J.Marjanovic for data post-processing)



- straight forward solution for DAQ
- XDMA transfers sample data from DDR4 (KCU105) into host PC's RAM via PCIe root complex (DMA controller)
- Xilinx DMA driver (kernel space) provides pointer for DMA transfers into RAM
- Python library DSX00Lib can access transfered data in kernel space
- data can be dumped into file on SSD/HDD
- over 1 Mio. samples per channel can be stored on KCU105 (2GB DDR4)
- 8k samples can be stored on DAMC-FMC25 (256 MB DDR2)




# Coarse BAM Channel

High-Speed Direct Sampling FMC for Beam Diagnostic and Accelerator Protection Applications

J.Zink, 2018-09-13, Shanghai

7

- coarse BAM Channel planned in FLASH
- coarse BAM channel in addition to electro-optical BAM [1,2] → automatically adjust optical delay lines
- uses same combined high-bandwidth pick up [3] signals (40 GHz)
- analog front end bandpass filters the pick up signal
- bunch charges can vary from 20 pC up to 1 nC, which requires a dynamic range of about 34 dB
- sampling (DFMC-DS500/DAMC-FMC25) and processing in MTCA.4 crate







# CBAM Channel in FLASH

High-Speed Direct Sampling FMC for Beam Diagnostic and Accelerator Protection Applications

J.Zink, 2018-09-13, Shanghai

8



MOOB03, IBIC 2018, N. Baboi et al. for more details on FLASH

7<sup>th</sup> IBIC, Shanghai 2018

**microTEC**  
TECHNOLOGY LAB

**HELMHOLTZ**  
RESEARCH FOR GRAND CHALLENGES






## CBAM DS500 Test Setup

High-Speed Direct Sampling FMC for Beam Diagnostic and Accelerator Protection Applications

J.Zink, 2018-09-13, Shanghai


9

- complex high-bandwidth pick up signal
- testing ADC performance under ideal conditions with reduced signal bandwidth
- undersampling 1.3 GHz carrier with phase synchronous ADC clock → produces DC signal
- timing error converts into amplitude error
- roughly estimate the timing accuracy



## Results

- recorded 1.6M samples
- fitting normal distribution with:  
 $\mu = -2.93117\text{e-}21\text{s}$   
 $\sigma = 726.36\text{ fs}$
- timing error (p2p): 7 ps
- timing error (rms): 726 fs
- results are not outstanding but also not bad
- meet the requirements of  $\sim 1\text{ ps}$



- results of test measurements look promising
- meet the requirements of  $\sim 1$  ps timing error
- operation in FLASH will show whether the accuracy will actually be achieved
- further improvements of the DFMC-DS500 have to be done  $\rightarrow$  second revision
- PLL is not running with full performance (reduction of phase noise and jitter)

## ACKNOWLEDGEMENTS

M. K. Czwalinna, M. Fenner, S. Jablonski, J. Marjanovic, H. Schlarb

Thank you for your attention.



## References

- [1] Prototype of the Improved Electro-Optical Unit for the Bunch Arrival Time Monitors at FLASH and European XFEL, H. Dinter et al., Proceedings of FEL, 2015
- [2] The Bunch Arrival Time Monitor at FLASH and European XFEL, M. Viti et al., Proceedings of ICALEPCS, 2017
- [3] High bandwidth pickup design for bunch arrival-time monitors for free-electron laser, A. Angelovski et al., PHYSICAL REVIEW SPECIAL TOPICS - ACCELERATORS AND BEAMS, 2012
- [4] Driving the GSPS ADCs in Single-Channel or Dual-Channel Mode for High Bandwidth Applications, M. Plisch, J. Brinkhurst, TIDU175 Texas Instruments Incorporated, July 2012
- [5] Stabilizing Differential Amplifiers as Attenuators, L. Siebert, TIDA00522 Reference Guide, Texas Instruments Incorporated, August 2016

BAM System's Units & Periphery

