



NATIONAL
ACCELERATOR
LABORATORY


The SLAC LINAC LLRF CONTROLS UPGRADE

D. Van Winkle, M. D'Ewart, J. Frisch, R. Herbst,
B. Hong, U. Legat, J. Olsen, P. Seward, J. Vasquez


Abstract

The low level RF control for the SLAC LINAC is being upgraded to provide improved performance and maintainability. RF control is through a high performance FPGA based DDS/DDC system built on the SLAC ATCA common platform. The klystron and modulator interlocks are being upgraded, and the interlocks are being moved into a combination of PLC logic and a fast trip system. A new solid state sub-booster amplifier will eliminate the need for the 1960s vintage high RF phase shifters and attenuators.

Block Diagram




AMC Board Design Overview




The Board layout design was challenging due to several factors. One is the sheer number of ADC inputs per board (6). The other was the fact that the LO's and clocks are running all over the board, and need to be carefully routed and shielded so as not to cause interference (and spurs) on the input to the ADC.

Revision 1 of Board Layouts




We are pleased with the initial testing results. Shown below are some of the key things we were "worried" about due to both the new platform as well as the density of the boards. Phase noise vs fan speed and isolation channel to channel.




DRIVE	ADC1A	ADC1B	ADC2A	ADC2B	ADC3A	ADC3B	ADC4A	ADC4B	ADC5A	ADC5B
READ	ADC1A	ADC1B	ADC2A	ADC2B	ADC3A	ADC3B	ADC4A	ADC4B	ADC5A	ADC5B
ADC1A	3.483	-58.2	-54.46	-77.7	-73.5	-79.5	-97.8	-93.4	-95	-98.5
ADC1B	-73.16	-7.816	-67.91	-83.7	-81.6	-85.5	-96.6	-92.3	-91	-92.5
ADC2A	-63.17	-64.5	-5.06	-72.7	-71.7	-80.2	-89.2	-85.7	-89	-88.5
ADC2B	-81.97	-76.55	-77.98	-77.2	-77.6	-78.5	-87.5	-89.1	-96	-89.5
ADC3A	-72.94	-89.6	-77.98	-77.2	-77.6	-78.5	-87.5	-89.1	-96	-89.5
ADC3B	-74.97	-74.55	-82.27	-83.5	-75.1	-54.6	-84.6	-83	-84	-90.6
ADC4A	-91.6	-91.9	-99.9	-99	-99	-7.701	-71.08	-63.6	-71.07	
ADC4B	-93.9	-93.8	-91.2	-84	-91	-76	-68.51	-4.495	-72.2	-72.16
ADC5A	-81.9	-75.4	-77.8	-79	-45	-74	-72.34	-72.05	-14	-64.92
ADC5B	-84.2	-92.4	-82.3	-97	-81	-71	-75.22	-88.61	-79.3	-71.67

Isolation measurements in general meet our specifications. The board turn will improve these numbers by adding many extra ground shielding vias between channels as well as inputs. The isolation issue between ADC3B and ADC3A is well understood and has been rectified as well.


Firmware/Common Platform



The SLAC ATCA common platform firmware is based upon a re-usable outer core set of interfaces which interface with a custom "inner" application set of firmware. Currently our application software is being developed using System Generator in Matlab Simulink. The advantage of this approach is that non-FPGA types can create and simulate complex DSP algorithms without the need to know the gory details of FPGA programming.




Solid State Sub-Booster



The new SSSB amplifier is a completely new design based upon an amplifier "brick" purchased commercially. The chassis, power supply and "brick" will be combined together using industry assembly houses. Testing and final verification will be completed at SLAC.

Interlocks




RTM Handles

- Beam Volts
- Beam Current
- Reflected Power
- Forward Power
- SLED Interlock
- SLED Control

Modulator Handles


- Modulator On/OFF/Reset
- Modulator 12 Status bits (HV on, HV off, HVOC, etc.)
- New PLC functions Transferred from MKSU
- Water
- Vacuum
- Klystron Solenoid Power Supply
- RF Station temperatures (Klystron delta T, RF window)



Beam Containment

Beam Containment is a critical function partially maintained via the RF system. When a beam containment trip occurs, rather than shut off the RF stations which would result in a cool down of the accelerating structures, klystrons, etc, the timing of the RF pulse is shifted to a standby time. To maintain compatibility with the existing system while we are potentially upgrading and to keep the approval process to hopefully a manageable level of bureaucratic finagling, we've come up with a system that can coexist with the legacy system while still maintaining the overall robust nature of the system.


- BCS gate generated at the sector start - transmitted to stations as a S-band tone burst on the sub drive line.
- Tone burst on SDL gates the RF output (hardware switch) for each station EVR fiber read by LLRF system also shifts timing (similar to existing system)




- Design allows a mix of old and new MR stations in a sector:
 - Sector sub-booster is used as long as any legacy stations are in a sector
 - Sub Drive Line signal attenuated by high power attenuator to provide a low level input to the BCS gate for each station.
- Reliability
 - Natural redundancy from multiple stations used in legacy system and for new system
 - Independent time shift from timing system and BCS gate.

Next Steps

We are in the process of installing/upgrading a rack in one station of the existing LCLS-I linac. This station will sit next to an existing rack of LLRF equipment and is designed to be "easily" switchable between configurations. This testing must be complete before SLAC goes into a six month down at the end of this calendar year (for LCLS-II construction activities). We need to get this valuable live testing on our existing linac so that when we come up from the down we will (hopefully) be able to begin upgrading stations all down the linac..



This test will provide invaluable information about our integration plan as well as actual beam performance (although somewhat limited) due to this station. Depending on results, further testing on a more critical station (earlier in the linac) may be required before going to full production.



Acknowledgments

Work supported by Department of Energy contract DE-AC02-76SF00515