A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z  

Makowski, D. R.

Paper Title Page
MOPD027 AMC-based Radiation Monitoring System 505
 
  • D. R. Makowski, A. Napieralski, A. Piotrowski
    TUL-DMCS, Łódź
  • S. Simrock
    DESY, Hamburg
 
  This paper reports a novel radiation monitoring system able to monitor gamma and neutron radiation in an accelerator tunnel in the nearest proximity of the electronic components of the control system. The monitoring system is designed as an Advanced Mezzanine Module (AMC) and it is dedicated for the Low Level Radio Frequency (LLRF) control system based on the Advanced Telecommunication Computing Architecture (ATCA). The AMC module is able to communicate with LLRF control system using both I2C interface defined by Intelligent Platform Management Interface (IPMI) standard and PCI Express. The measured gamma radiation dose and neutron fluence are sent to data acquisition computer using Ethernet network and stored in a database. Static Random Access Memory (SRAM) is applied as a neutron dosimeter. The principle of the detector is based on the radiation effect initiating the Single Event Upsets (SEUs) in a high density microelectronic SRAMs. A well known RadFET dosimeter is used to monitor gamma radiation.  
MOPD031 Automatic Implementation of Radiation Protection Algorithms in Programs Generated by GCC Compiler 517
 
  • A. Piotrowski, D. R. Makowski, A. Napieralski, Sz. Tarnowski
    TUL-DMCS, Łódź
 
  Radiation influence on microprocessor-based systems is serious problem especially in places like accelerators and synchrotrons, where sophisticated digital devices operate closely to the radiation source. Reliability of such systems is significantly decreased due to effects like SEU or SEFI. One of the possible solutions to increase radiation immunity of the microprocessor systems is a strict programming approach known as Software Implemented Hardware Fault Tolerance. SIHFT methods are based on the redundancy of variables or procedures. Sophisticated algorithms are used to check the correctness of control flow in application. Unfortunately, manual implementation of presented algorithms is difficult and can introduce additional problems with program functionality cased by human errors. Proposed solution is based on modifications of the source code of the C language compiler. Protection methods are applied at intermediate representation of the compiled source code. This approach makes it possible to use standard optimization algorithms during compilation. In addition, a responsibility for implementing fault tolerant is transferred to the compiler and is transparent for programmers.  
TUPP003 Automatic Generation of SEU Immunity for FPGA Based Electronics for Accelerators 1529
 
  • M. K. Grecki, G. W. Jablonski, W. Jalmuzna, D. R. Makowski
    TUL-DMCS, Łódź
 
  The modern accelerator control systems nowadays are build using digital technology based on FPGA circuits. However, digital circuits working in radioactive environment are exposed to disturbing effects, in particular SEU (Single Event Upset)*. One of the countermeasure is a redundancy in circuit that allow to detect and correct errors caused by radiation**. Unfortunately CAD software provides no support to automatically include required redundancy in the FPGA project. Moreover, optimization procedure removes all redundant parts and special effort must be made to prevent that. The paper presents a software environment to process VHDL description of the circuit and automatically generate the redundant blocks together with voting circuits. The generated redundancy uses Triple Module Redundancy (TMR) scheme. It also supports the VHDL simulation with SEUs in order to enable identification of the most sensitive components***. Since the TMR is costly, the designer can indicate which parts of the circuit should be replicated based on the results of simulation.

*Baumann. Neutron-induced…, Int. Rel. Phys. Symp. 2000.
**Hentschke et al. Analyzing Area…, Symp. ICs and Systems Design, SBCCI02.
***Grecki. VHDL Simulation…, Nanotech 2006, Vol.1.