LINAC08 - List of Authors (Armiento, C.)

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Armiento, C.

Paper	Title	Page
THP116	Real Time RF Simulator (RTS) and Control	1072
	G.I. Cancelo, K.R. Treptow, A. Vignoni, T.J. Zmuda Fermilab, Batavia C. Armiento University of Pisa and INFN, Pisa
	A multi cavity real time rf simulator and PID control has been implemented on a Xilinx Virtex-4 FPGA. The rf simulator simulates an entire rf unit with up to 4 cavities connected to a single simulated klystron. Each cavity is allowed to have its own set of parameters, set point gradients, synchronous phases, and beam loadings. The simulator is built based on an interdependent electrical and mechanical model of a cavity. The electrical model is a 1st order differential equation in the complex phase space. The mechanical model is a 2nd order differential equation of the Lorentz force detuning on the cavities. Other spurious effects as microphonics and noises can be added using an external source or a memory table. The simulator has been optimized for size and utilizes only one Xilinx DSP block per cavity. A typical Virtex-4 has of the order of 100 DSP blocks. The simulator bandwidth is 1MHz which is plenty for niobium type superconducting cavities which have a loaded Q of about 3 million and a half bandwidth of about 250 Hz. The Real Time simulator is currently running on hardware comprised by an ESECON LLRF controller* and a Linux based VME processor. *ESECON, 14 channel LLRF controller, Low Level Radio Frequency Workshop (LLRF07), Knoxville, Tennessee, October 22-25, 2007, presentation 031.

Paper

Title

Page

THP116

Real Time RF Simulator (RTS) and Control

1072

G.I. Cancelo, K.R. Treptow, A. Vignoni, T.J. Zmuda
Fermilab, Batavia
C. Armiento
University of Pisa and INFN, Pisa

A multi cavity real time rf simulator and PID control has been implemented on a Xilinx Virtex-4 FPGA. The rf simulator simulates an entire rf unit with up to 4 cavities connected to a single simulated klystron. Each cavity is allowed to have its own set of parameters, set point gradients, synchronous phases, and beam loadings. The simulator is built based on an interdependent electrical and mechanical model of a cavity. The electrical model is a 1st order differential equation in the complex phase space. The mechanical model is a 2nd order differential equation of the Lorentz force detuning on the cavities. Other spurious effects as microphonics and noises can be added using an external source or a memory table. The simulator has been optimized for size and utilizes only one Xilinx DSP block per cavity. A typical Virtex-4 has of the order of 100 DSP blocks. The simulator bandwidth is 1MHz which is plenty for niobium type superconducting cavities which have a loaded Q of about 3 million and a half bandwidth of about 250 Hz. The Real Time simulator is currently running on hardware comprised by an ESECON LLRF controller* and a Linux based VME processor.

*ESECON, 14 channel LLRF controller, Low Level Radio Frequency Workshop (LLRF07), Knoxville, Tennessee, October 22-25, 2007, presentation 031.