



emitter-inductance immediately turns off the IGBT. A blanking mechanism is active during turn on. However, in a hard-short condition situation, i.e. the IGBT switches into a short circuit - the long blanking time prevents the IGBT from turning off quickly. Therefore, a peak-current sensing circuit with minimum turn-on detection delay is added to minimize the hard fault current.

In addition to fast detection for different abnormal conditions, a two-stage turn-off is implemented to further reduce the fault current. The IGBT can latch up if, while the fault current is still rising, the gate voltage is abruptly switched to zero before the collector-emitter voltage comes out of saturation. The two-stage, short circuit turn-off first lowers the gate voltage from +15 V to a voltage slightly above the IGBT threshold voltage and then gates off normally through the gate resistance. The net result is that the IGBT safely turns off at a much lower fault current. The combination of di/dt detection, peak current detection and two-stage turn-off schemes allows fast, effective short circuit protection of the IGBTs. Even more important, the proposed protection circuitry ensures that the amount of energy that is deposited into an arcing klystron is minimized.

### Component Selection

An IXDN414 ultrafast driver integrated circuit (IC) from Ixys with a peak current of 14 A and a maximum supply voltage of 40 V is selected to provide the driving power. Its maximum propagation delay is less than 35 ns. The input to this IC is level converted from +5 V to provide  $\pm 15$  V output, and is the sum of the gate pulse from the digital control board and the over-voltage, over-current protection signals.

Floeth Electronic LHVI-151515 DC/DC converters and Recom REC5 DC/DC converters are used to deliver isolated control power to the gate drivers in the main and correction stages, respectively. Both converters output an average power of 5 W.

Signal isolation is achieved through OPI1268 optocouplers from Optek Technology. These optocouplers offer 16 kV isolation, immunity to common mode transient noise of better than 100 kV/ $\mu$ s, and a transfer rate of 2 MB/s.

### Digital Control and Diagnostics

The gate driver also monitors and stores analog and digital diagnostic data. For this purpose, a digital control board, which stacks to the gate driver, is used. This board is designed around a Xilinx Spartan-3A (XC3S400A) FPGA. The gate driver transmits these data, on an event-driven basis, through a 2 MB/s high voltage optocoupler to a hardware manager.

Data from slow digitizers (LTC1169) and monitoring ADCs are transmitted directly to the hardware manager. Data from fast digitizers (ADS930) are stored in a First In First Out (FIFO) first since the acquisition rate is much higher than the link to the hardware manager. The digital status is transmitted on its own link to reduce the latency from a fault to its detection at the hardware manager. The

fast ADC data are stored in two different memories: Event data are stored in an external FIFO and fault data are stored in an internal circular buffer. The hardware manager controls when event data are written into the external FIFO using the start and stop record commands. The fault data are written into the internal circular buffer continuously until an un-masked fault condition occurs. The fault data circular buffer contents will then be interleaved with the rest of the data being sent to the hardware manager. The fast ADCs are always clocked at 30 MHz. The data are down-sampled and stored into memory at a programmable rate.

Some of the monitored diagnostic variables will be used for prognostic purposes. Assessing the health of a system provides information that can be used to provide warnings in advance of catastrophic failure and predict when maintenance should be scheduled based upon the evidence of need. An example of a precursor parameter is the collector-emitter saturation voltage of an IGBT. The failure of bond wires causes a change in either the contact resistance or the internal current distribution, such that it can be identified by monitoring the collector-emitter saturation voltage.

### Construction Layout

Figure 2 shows a photograph of the main gate driver with the digital control board stacked to it. Key components of the gate driver include an IXDN414 ultrafast driver IC, six OPI1268 high voltage optocouplers and an LHVI-151515 isolated DC-DC converter. They are mounted on a 6-layer, 1oz. Cu printed circuit board (PCB). Optionally an electrostatic shield (not shown here) can be placed over the digital control board.



Figure 2: Photograph of the gate driver designed to control 6.5 kV IGBTs in the main stage. The digital control board is stacked to the gate driver board. Dimensions of the gate driver board and the digital control board are 4.5"×5.5" and 3.3"×2.5", respectively.

### EXPERIMENTAL RESULTS

An evaluation of the performance of the main gate driver circuit under various operating conditions is conducted using 1.7 kV and 6.5 kV IGBTs from a number of manufacturers. The test results with Dynex DIM100PHM65-K004 are summarized below. This is a 6.5 kV / 100 A device. The test setup is schematically shown in Figure 3.




Figure 3: Circuit schematic of the test setup used to evaluate the effectiveness of the designed gate drivers. Values for resistor *Rload* and inductor *L1* are based on the design of the Marx cell PEBB.

Figure 4 shows the waveforms under a hard short-circuit condition. A hard short-circuit condition is intentionally created by directly shorting out the resistive load. The IGBT turns off safely within about 2  $\mu$ s at a peak current of about three times its rated current. The waveforms also illustrate the effectiveness of the active clamping circuit.




Figure 4: Zoomed waveforms of DIM100PHM65-K004 under hard short-circuit conditions. Peak current detection level is set at 250 A. The collector current (green graph) rises to 290 A until the IGBT turns off. During turn-off the collector-emitter voltage (purple graph) is actively clamped at 4.6 kV. The effect of the TVS avalanche current on the gate-emitter voltage (brown graph) is clearly visible.

Figure 5 shows the waveforms under a soft short-circuit condition. A spark gap is triggered to create the soft short-circuit condition. Again the IGBT turns off safely within 2  $\mu$ s. The peak current is limited to 250 A.




Figure 5: Zoomed waveforms of DIM100PHM65-K004 under soft short-circuit conditions. The collector current (green graph) rises to 250 A until the IGBT turns off. During turn-off the collector-emitter voltage (purple graph) is actively clamped at 4.6 kV.

Similar results as discussed above are obtained using the other devices.

### CONCLUSION

This paper has discussed the design and operation of gate drivers intended to be used in a Marx cell PEBB. In addition, experimental results were included to verify the effectiveness of the protection circuit.

### REFERENCES

- [1] M. Nguyen, T. Beukers, C. Burkhart, R. Larsen, J. Olsen, and T. Tang, "Development status of the ILC Marx modulator", in Proc. IEEE International Power Modulator and High Voltage Conference, Las Vegas, NV, May 27-31, 2008, pp. 120-123.
- [2] K. Macken, T. Beukers, C. Burkhart, M.A. Kemp, M.N. Nguyen, and T. Tang, "Design considerations for a PEBB-based Marx-topology ILC klystron modulator," in Proc. IEEE International Pulsed Power Conference, Washington, DC, June 29 - July 2, 2009, pp. 811-816.
- [3] K. Macken, C. Burkhart, R. Larsen, M.N. Nguyen, and J. Olsen, "A hierarchical control architecture for a PEBB-based ILC Marx modulator," in Proc. IEEE International Pulsed Power Conference, Washington, DC, June 29 - July 2, 2009, pp. 826-831.