

Portable High Performance Computing for Microwave Simulation by FDTD/FIT Machines

CONTENTS

- Introduction
- Hardware architecture of FDTD / FIT scheme
- Implementation of FDTD / FIT machine
- Machine operation
- Summary

H. Kawaguchi and Y. Fujita
Muroran Institute of Technology
Japan

INTRODUCTION

Background of FDTD/FIT dedicated computers

original work

J. R. Marek, et.al. (1992)
PC board type, VHDL simulation

original ideas

individuals (1980's)
only ideas

advances in FDTD method
(PML,)

requirement for HPC of
electromagnetic fields (science & industry)

large scale FPGA (more than 1M gates), GPU
LSI design software (VHDL,)
low price PCB manufacturing (less than 500 \$)

real hardware


P. Placidi, et.al. (2002 -), PCI board, dedicated computer
R. N. Schneider, et.al. (2002 -), 1D dedicated computer, FPGA, GPU
H. Kawaguchi, et.al. (2002 -), 2D dedicated computer, FPGA, custom PCB
J. P. Durbano, et.al. (2003 -), 3D dedicated computer, FPGA

commercial products


R. N. Schneider, et.al. (2004 -)

DEDICATED HARDWARE ARCHITECTURE

Neumann bottleneck in mainframe



memory access time chart



Dedicated computer

- no bus architecture
- optimized data flow
- optimized memory allocation

Three parallel properties hidden in FDTD scheme

$$E_{x_i,j,k}^{n+1} = E_{x_i,j,k}^{n-1} + \frac{\Delta t}{\varepsilon \Delta l} [H_{z_i,j,k}^n - H_{z_i,j-1,k}^n - H_{y_i,j,k}^n + H_{y_i,j,k-1}^n]$$

$$E_{y_i,j,k}^{n+1} = E_{y_i,j,k}^{n-1} + \frac{\Delta t}{\varepsilon \Delta l} [H_{x_i,j,k}^n - H_{x_i,j,k-1}^n - H_{z_i,j,k}^n + H_{z_i-1,j,k}^n]$$

$$E_{z_i,j,k}^{n+1} = E_{z_i,j,k}^{n-1} + \frac{\Delta t}{\varepsilon \Delta l} [H_{y_i,j,k}^n - H_{y_i-1,j,k}^n - H_{x_i,j,k}^n + H_{x_i,j-1,k}^n]$$

$$H_{x_i,j,k}^n = H_{x_i,j,k}^{n-1} - \frac{\Delta t}{\mu \Delta l} [E_{z_i,j+1,k}^n - E_{z_i,j,k}^n - E_{y_i,j,k+1}^n + E_{y_i,j,k}^n]$$

$$H_{y_i,j,k}^n = H_{y_i,j,k}^{n-1} - \frac{\Delta t}{\mu \Delta l} [E_{x_i,j,k+1}^n - E_{x_i,j,k}^n - E_{z_i+1,j,k}^n + E_{z_i,j,k}^n]$$

$$H_{z_i,j,k}^n = H_{z_i,j,k}^{n-1} - \frac{\Delta t}{\mu \Delta l} [E_{y_i+1,j,k}^n - E_{y_i,j,k}^n - E_{x_i,j+1,k}^n + E_{x_i,j,k}^n]$$



all same algebra structure



$$E^{n+1} = E^{n-1} + C [H_1^n - H_2^n - H_3^n + H_4^n]$$

dataflow calculation
- memory access
- dataflow circuit
almost single clock

(1) Dataflow property

binary operation

at least 5 clocks
and 7 memory access







Three parallel properties hidden in FDTD scheme

$$\begin{aligned}
 E_{x_i,j,k}^{n+1} &= E_{x_i,j,k}^{n-1} + \frac{\Delta t}{\epsilon \Delta l} [H_{z_i,j,k}^n - H_{z_i,j-1,k}^n - H_{y_i,j,k}^n + H_{y_i,j-1,k}^n] \\
 E_{y_i,j,k}^{n+1} &= E_{y_i,j,k}^{n-1} + \frac{\Delta t}{\epsilon \Delta l} [H_{x_i,j,k}^n - H_{x_i,j-1,k}^n - H_{z_i,j,k}^n + H_{z_i-1,j,k}^n] \\
 E_{z_i,j,k}^{n+1} &= E_{z_i,j,k}^{n-1} + \frac{\Delta t}{\epsilon \Delta l} [H_{y_i,j,k}^n - H_{y_i-1,j,k}^n - H_{x_i,j,k}^n + H_{x_i-1,j,k}^n]
 \end{aligned}$$

$$\begin{aligned}
 H_{x_i,j,k}^n &= H_{x_i,j,k}^{n-1} - \frac{\Delta t}{\mu \Delta l} [E_{z_i,j+1,k}^n - E_{z_i,j,k}^n - E_{y_i,j,k+1}^n + E_{y_i,j,k}^n] \\
 H_{y_i,j,k}^n &= H_{y_i,j,k}^{n-1} - \frac{\Delta t}{\mu \Delta l} [E_{x_i,j,k+1}^n - E_{x_i,j,k}^n - E_{z_i+1,j,k}^n + E_{z_i,j,k}^n] \\
 H_{z_i,j,k}^n &= H_{z_i,j,k}^{n-1} - \frac{\Delta t}{\mu \Delta l} [E_{y_i+1,j,k}^n - E_{y_i,j,k}^n - E_{x_i,j+1,k}^n + E_{x_i,j,k}^n]
 \end{aligned}$$

- (1) Dataflow property**
(2) Parallel cal. of three components



Three parallel properties hidden in FDTD scheme

$$E_{x_i,j,k}^{n+1} = E_{x_i,j,k}^{n-1} + \frac{\Delta t}{\epsilon \Delta l} [H_{z_i,j,k}^n - H_{z_i,j-1,k}^n - H_{y_i,j,k}^n + H_{y_i,j-1,k}^n]$$

$$E_{y_i,j,k}^{n+1} = E_{y_i,j,k}^{n-1} + \frac{\Delta t}{\epsilon \Delta l} [H_{x_i,j,k}^n - H_{x_i,j-1,k}^n - H_{z_i,j,k}^n + H_{z_i-1,j,k}^n]$$


$$E_{z_i,j,k}^{n+1} = E_{z_i,j,k}^{n-1} + \frac{\Delta t}{\epsilon \Delta l} [H_{y_i,j,k}^n - H_{y_i-1,j,k}^n - H_{x_i,j,k}^n + H_{x_i-1,j,k}^n]$$

$$H_{x_i,j,k}^n = H_{x_i,j,k}^{n-1} - \frac{\Delta t}{\mu \Delta l} [E_{z_i,j+1,k}^n - E_{z_i,j,k}^n - E_{y_i,j,k+1}^n + E_{y_i,j,k}^n]$$

$$H_{y_i,j,k}^n = H_{y_i,j,k}^{n-1} - \frac{\Delta t}{\mu \Delta l} [E_{x_i,j,k+1}^n - E_{x_i,j,k}^n - E_{z_i+1,j,k}^n + E_{z_i,j,k}^n]$$


$$H_{z_i,j,k}^n = H_{z_i,j,k}^{n-1} - \frac{\Delta t}{\mu \Delta l} [E_{y_i+1,j,k}^n - E_{y_i,j,k}^n - E_{x_i,j+1,k}^n + E_{x_i,j,k}^n]$$

- (1) Dataflow property**
- (2) Parallel cal. of three components**
- (3) Parallel calculation in grid space**




Full dataflow architecture FDTD / FIT machine (2D)

FDTD/FIT grid space



$$b_{zi,j}^{n+1/2} = b_{zi,j}^{n-1/2} - \frac{1}{2}(e_{xi,j}^n + e_{yi+1,j}^n - e_{xi,j+1}^n - e_{yi,j}^n)$$




(1) Dataflow property

(2) Parallel cal. of three components

(3) Parallel calculation in grid space



allocation of register

connection according to
FDTD scheme



Full dataflow architecture FDTD / FIT machine (2D)

Numerical model




(1) Dataflow property

(2) Parallel cal. of three components

(3) Parallel calculation in grid space

- very simple operation
- very high speed calculation
- huge hardware size
- fixed grid size (poor flexibility)




Memory architecture FDTD / FIT machine

- (1) Dataflow property**
- (2) Parallel cal. of three components**
- (3) Parallel calculation in grid space**


MEMORY MODULE



- very simple operation
- very **high speed calculation**
- reasonable hardware size
- rich flexibility



CALCULATION MODULE





Memory architecture FDTD / FIT machine

$$E_{x_i,j,k}^{n+1} = E_{x_i,j,k}^{n-1} + \frac{\Delta t}{\epsilon \Delta l} [H_{z_i,j,k}^n - H_{z_{i,j-1,k}}^n - H_{y_{i,j,k}}^n + H_{y_{i,j,k-1}}^n]$$

$$E_{y_i,j,k}^{n+1} = E_{y_i,j,k}^{n-1} + \frac{\Delta t}{\epsilon \Delta l} [H_{x_i,j,k}^n - H_{x_{i,j-1,k}}^n - H_{z_{i,j,k}}^n + H_{z_{i-1,j,k}}^n]$$

$$E_{z_i,j,k}^{n+1} = E_{z_i,j,k}^{n-1} + \frac{\Delta t}{\epsilon \Delta l} [H_{y_i,j,k}^n - H_{y_{i-1,j,k}}^n - H_{x_{i,j,k}}^n + H_{x_{i,j-1,k}}^n]$$

parallel access to 12 different field values are required
for parallel computation of three field components




CALCULATION MODULE

Parallel access memory architecture

MEMORY MODULE

Boundary Condition		Grid Information			Input Signals	
e_x	e_y	e_z	b_x	b_y	b_z	
Memory1 (i,j,k)	Memory1 (i,j,k)	Memory1 (i,j,k)	Memory1 (i,j,k)	Memory1 (i,j,k)	Memory1 (i,j,k)	Memory1 (i,j,k)
Memory2 (i,j+1,k)	Memory2 (i+1,j,k)	Memory2 (i+1,j,k)	Memory2 (i,j-1,k)	Memory2 (i-1,j,k)	Memory2 (i-1,j,k)	
Memory3 (i,j,k+1)	Memory3 (i,j,k+1)	Memory3 (i,j +1,k)	Memory3 (i,j,k-1)	Memory3 (i,j,k-1)	Memory3 (i,j-1,k)	
Memory4 PML e_{xy}	Memory4 PML e_{yz}	Memory4 PML e_{zx}	Memory4 PML b_{xy}	Memory4 PML b_{yz}	Memory4 PML b_{zx}	
Selector Circuit						




CALCULATION MODULE

Boundary conditions (dielectric & magnetic materials)



$$\begin{aligned}
 E_{xi,j,k}^{n+1} &= E_{xi,j,k}^{n-1} + \frac{\Delta t}{\epsilon \Delta l} [H_{zi,j,k}^n - H_{zi,j-1,k}^n - H_{yi,j,k}^n + H_{yi,j,k-1}^n] \\
 E_{yi,j,k}^{n+1} &= E_{yi,j,k}^{n-1} + \frac{\Delta t}{\epsilon \Delta l} [H_{xi,j,k}^n - H_{xi,j,k-1}^n - H_{zi,j,k}^n + H_{zi-1,j,k}^n] \\
 E_{zi,j,k}^{n+1} &= E_{zi,j,k}^{n-1} + \frac{\Delta t}{\epsilon \Delta l} [H_{yi,j,k}^n - H_{yi,j-1,k}^n - H_{xi,j,k}^n + H_{xi,j-1,k}^n] \\
 H_{xi,j,k}^n &= H_{xi,j,k}^{n-1} - \frac{\Delta t}{\mu \Delta l} [E_{zi,j+1,k}^n - E_{zi,j,k}^n - E_{yi,j,k+1}^n + E_{yi,j,k}^n] \\
 H_{yi,j,k}^n &= H_{yi,j,k}^{n-1} - \frac{\Delta t}{\mu \Delta l} [E_{xi,j,k+1}^n - E_{xi,j,k}^n - E_{zi,j+1,k}^n + E_{zi,j,k}^n] \\
 H_{zi,j,k}^n &= H_{zi,j,k}^{n-1} - \frac{\Delta t}{\mu \Delta l} [E_{yi,j+1,k}^n - E_{yi,j,k}^n - E_{xi,j+1,k}^n + E_{xi,j,k}^n]
 \end{aligned}$$

material constants are stored
for every grids

$$E^{n+1} = E^{n-1} + C [H_1^n - H_2^n - H_3^n + H_4^n]$$



Boundary conditions (perfect conductor / metal)



Nomal FDTD/FIT Circuit

Boundary conditions (PML ABC)

$$\varepsilon_0 \frac{\partial E_{xy}}{\partial t} + \sigma_y E_{xy} = -\frac{\partial (H_{zx} + H_{zy})}{\partial y}$$


$$\varepsilon_0 \frac{\partial E_{xz}}{\partial t} + \sigma_z E_{xz} = -\frac{\partial (H_{yz} + H_{yx})}{\partial z}$$

$$\varepsilon_0 \frac{\partial E_{yz}}{\partial t} + \sigma_z E_{yz} = -\frac{\partial (H_{xy} + H_{xz})}{\partial z}$$

$$\varepsilon_0 \frac{\partial E_{yx}}{\partial t} + \sigma_x E_{yx} = -\frac{\partial (H_{zx} + H_{zy})}{\partial x}$$


$$\varepsilon_0 \frac{\partial E_{zx}}{\partial t} + \sigma_x E_{zx} = -\frac{\partial (H_{yz} + H_{yx})}{\partial x}$$

$$\varepsilon_0 \frac{\partial E_{zy}}{\partial t} + \sigma_y E_{zy} = -\frac{\partial (H_{xy} + H_{xz})}{\partial y}$$




IMPLEMENTATION IN HARDWARE

Full custom PCB of FDTD/FIT memory architecture machine




hardware configuration



top view


MACHINE OPERATION

Numerical model



Numerical model

Simulation result




E_z Component of Electric field at $z = 15$ plane

SUMMARY

Summary

- Design of full 3D FDTD/FIT dedicated computer
- Development of custom printed circuit board



Performance

2.5 times higher than PC with Core2 Duo (3.16GHz, 4GB)
in 51MHz FPGA clock operation

Cost

about 1,600 \$ / PCB (parts : 300, board : 700, equip : 600)

Future Problems

- Parallel calculation by interlocking operation of FDTD/FIT machines
- PC control interface (including user interface)
- FPGA circuit optimization (for higher frequency operation --> 166 MHz)
- Introduction of advanced scheme such as PBA FIT, ...
- DDR like memory architecture,

SDRAM frequency