

RAPID CONTROL PROTOTYPING TOOL FOR THE SIRIUS HIGH-DYNAMIC DCM CONTROL SYSTEM


G. B. Z. L. Moreno*, R. M. Caliar, R. R. Gerald, M. A. L. Moraes

LNLS, Campinas, Brazil

*gabriel.moreno@lnls.br

Abstract

The monochromator is known to be one of the most critical optical elements of a synchrotron beamline. It directly affects the beam quality with respect to energy and position, demanding high stability performance, and fine position control. The new high-dynamic double-crystal monochromator (HD-DCM) [1-5], prototyped at the Brazilian Synchrotron Light Laboratory (LNLS), was designed for the future X-Ray undulator and superbend beamlines of Sirius, the new Brazilian 4th generation synchrotron [6-8]. At this kind of machine, the demand for stability is even higher and conflicts with factors such as high power loads, power load variation, and vibration sources. To identify and ensure sufficient control of the dynamic behavior of all subcomponents in the prototype, an implementation in MATLAB / Simulink Real-Time environment in a Speedgoat Real-Time Performance Machine [9] was developed. This approach enables rapid prototyping, by allowing a shared environment for system modeling and testing. The tool was developed in a modular architecture aiming at a practical model iteration and platform migration to beamline controllers, which can prove portability and scalability features.




Introduction

This work presents a Rapid Control Prototyping (RCP) tool, used for designing and testing the new High-Dynamic Double-Crystal Monochromator. This tool was implemented with the objective of speeding up control design and testing phases, considering the upcoming high demand for designing and commissioning multiple high-end systems in a short time for Sirius. Its architecture and parametrization focuses on a smooth migration to a standard control platform, chosen for advanced applications at Sirius beamlines [10].

High-Dynamic DCM Concept


- Completely reviewed version of usual DCM Design
- Control-Oriented Mechanical Design
- Balance-Mass Concept
- Contactless Actuators
- Leaf-Springs
- Thermal Control
- High-Dynamic Core Tests (performed mid 2017)
- 9.2nm rel. pitch/roll error*
- 0.9 nm rel. gap error*
- in-vacuum cryocooled system expected by the end of 2017.



HD-DCM Main Control Specifications				
	Bragg Angle	Long Stroke	Short Stroke	Thermal Control
Actuator Type	Torque Motor	Stepper or Servo	Voice-Coils	Foil Heaters
Sensor Type	Rot. Incr. Encoder	Lin. Abs. Encoder	IFM	RTDs
Feedback Resolution	50nmrad	5nm	0.1nm/1nmrad	<10mK
Stability target*	<0.8μrad	N/A	<10nmrad	<50mK
Closed-Loop BW	35 Hz	20 Hz	>250 Hz	0.1 Hz
Feedback Sampling	10 kHz	10 kHz	20 kHz	20 Hz


*In-position stability, RMS values integrated up to 2500 Hz.

Model Based Design




RCP Tool Architecture

The demand for quickly testing the HD-DCM system and future projects has put modularity and flexibility as key factors when structuring the RCP tool. This way, the software architecture for its implementation in Simulink Real-Time was made in blocks, and organized in preliminary layers, namely: low-level interface, mid-level, and high-level interface.



System Validation



MIMO plant identification, using step sine (left), and Nyquist plots for the Identified HD-DCM plant.

RCP Hardware Performance

Performance Real-Time Target Machine:

- Intel Core i7 3,5GHz CPU;
- 4GB RAM
- 250GB SSD (540MB/s)
- Custom FPGA Implementation
- Speedgoat Library for MATLAB
- 2x Gigabit Ethernet ports
- 1x COM port
- 5x USB ports
- 3PCI + 4PCIe (Expandable)

Speedgoat Performance Real-Time Machine Boards		
Hardware	Function	Maximum Rates
IO333	Digital I/O (with FPGA)	Applic. Dependent (75MHz Clock)
IO107	Analog Output	~450kHz update
IO171	RTD Sensing	~45Hz update
IO104	System Identification	2MS/s (AD+DMA) 1MS/s (DA+DMA)

Bottlenecks for Performance IO333 FPGA Drivers		
Driver	Function	Bottleneck
QAD v3	Quad. Encoder	Decoding Limited to 75MHz clock (4x res. not possible at 20MHz)
BiSS	Biss-C	Minimum latency of 80μs
Encoder	Encoder	(12.5 kHz maximum feedback rate)
PWM	PWM	Latency of a full PWM period to apply parameter changes
Gen	Output	13.3ns latency specification
Dig. I/O	Trigger Output	(75MHz FPGA Clock)

Conclusion

The RCP tool implemented in Speedgoat's xPC target accelerated the design and testing phases, permitting the model and hardware tests to coexist in the same platform. The proposed architecture modularity and flexibility, allows parameters and even complete structures to be directly exported from the Simulink model to the standard beamline control platform, which has a more advantageous cost-benefit relation. Indeed, once the development of the HD-DCM is finished, its final control plat-form will take over and the RCP tool will be modified for a new system.

Acknowledgement

The authors would like to gratefully acknowledge the funding by the Brazilian Ministry of Science, Technology, Innovation and Communication and the contribution of the LNLS team, the MI-Partners team and those of the synchrotron community who directly or indirectly built the path to this development.

References

- [1] R. R. Gerald, R. M. Caliar, and M. S. Silva, "Instrumento para movimentação e posicionamento de elementos ópticos com resolução e estabilidade mecânica nanométrica em linhas de luz," PCT/BR2017/050262, Patent Application, 2017.
- [2] R. R. Gerald et al., "THE NEW HIGH DYNAMICS DCM FOR SIRIUS," Proc. of MEDSI 2016, pp. 141-146, 2016.
- [3] R. M. Caliar, M. A. L. Moraes, G. B. Z. L. Moreno, R. R. Gerald, T. Ruij, and R. Schneider, "System identification and control for the Sirius high-dynamic DCM," Proc. of ICALEPCS'17, 2017.
- [4] R. R. Gerald, R. M. Caliar, G. B. Z. L. Moreno, M. J. C. Ronde, T. A. M. Ruij, and R. M. Schneider, "Mechatronics concepts for the new high-dynamics DCM for SIRIUS," Proc. of MEDSI 2016, pp. 44-47, 2016.
- [5] M. S. Silva, R. R. Gerald, A. Gilmour, T. A. M. Ruij, R. M. Schneider, and M. I. Partners, "Thermal management and crystal clamping concepts for the new high-dynamics DCM for Sirius," Proc. of MEDSI 2016, pp. 194-197, 2016.
- [6] A. R. D. Rodrigues et al., "Sirius Status Report," Proc. of IPAC 2016, pp. 2811-2814, 2016.
- [7] L. Liu, F. H. de Sá, and X. R. Resende, "A new optics for Sirius," Proc. of IPAC 2016, pp. 3413-3415, 2016.
- [8] R. Hettel, "DLRS design and plans: An international overview," J. Synchrotron Radiat., vol. 21, no. 5, pp. 843-855, 2014.
- [9] Speedgoat GmbH, "Speedgoat Solutions and Use," 2011.
- [10] M. A. L. Moraes, H. D. Almeida, R. M. Caliar, R. R. Gerald, G. B. Z. L. Moreno, and J. R. Piton, "A control architecture proposal for Sirius beamlines," Proc. of ICALEPCS'17, 2017.
- [11] MathWorks, "Perform Hardware-in-the-Loop Simulation with MATLAB and Simulink to Test and Validate Control Algorithms," p. 6, 2016.
- [12] P. Lambrechts, M. Boerlage, and M. Steinbuch, "Trajectory planning and feedforward design for electromechanical motion systems," Control Eng. Pract., vol. 13, no. 2, pp. 145-157, 2005.