

A time stamping TDC for SPEC and ZEN platforms based on White Rabbit

M. Brückner^{1*}, R. Wischnewski²

¹-Paul Scherrer Institut, Villigen, Switzerland
²-DESY, Zeuthen, Germany


* martin.brueckner@psi.ch

Wir schaffen Wissen – heute für morgen

Sub-nsec precision time synchronization is requested for data-acquisition components distributed over up to tens of km² in modern astroparticle experiments, like upcoming Gamma-Ray and Cosmic-Ray detector arrays, to ensure optimal triggering, pattern recognition and background rejection. The White Rabbit (WR) standard for precision time and frequency transfer is well suited for this purpose. We present two multi-channel general-purpose TDC units, which are firmware-implemented on two widely used WR-nodes: the SPEC (Spartan 6) and ZEN (Zynq) boards. Their main features: TDCs with 1 nsec resolution (default), running deadtime-free and capable of local buffering and centralized level-2 trigger architectures. The TDC stamp pulses are in absolute TAI. With off-the-shelf mezzanine boards (5ChDIO-FMC-boards), up to 5 TDC channels are available per WR-node. Higher density, customized simple I/O boards allow to turn this into 8 to 32-channel units, with an excellent price to performance ratio. The TDC units have shown excellent long-term performance in a harsh environment application at TAIGA-HiSCORE/Siberia, for the Front-End DAQ and the central GPSDO clock facility.

White Rabbit

- Sub nanosecond precision timing system
- Delivers absolute TAI time at every WR node
- Fully deterministic Ethernet-based network for data transfer and synchronization
- Open Source Hard-, Firm-, and Software



White Rabbit Switch with 18 ports

White Rabbit Nodes SPEC and ZEN


We focus on firmware implementation of commercially available WR nodes to typical physics applications for time stamping and DAQ control

SPEC (Simple PCIe FMC carrier) board with Spartan 6 FPGA, PCIe and FMC slot

FMC slot used for the 5Ch DIO FMC card




SPEC



ZEN board (Xilinx Zynq based) With 2 SFP modules for WR daisy chaining


5Ch DIO FMC card with 5 input or output channels and adjustable input discriminator




The White Rabbit [1] network: made up of WR-switches (WRS), Grand Master and normal WRS, and of WR-nodes. The WR-nodes deliver clock-signals to, and/or extract time-stamp signals from the associated detectors (or telescopes), as symbolized for the lower-right WR-node.

Field Application: TAIGA HiSCORE


- Cosmic- and gamma rays emit Cherenkov light detectable on ground
- Multiple detectors distributed over a large area 1km²-10km²
- 28 station prototype (0.25km²) operating in Tunka, Siberia
- Each station detects Cherenkov light with 4 PMTs
- Astronomical pointing of <0.1° requires pulse timestamps with <1ns accuracy



PMT stations in the field connected to White Rabbit nodes. The nodes themselves are connected over long fibers to the DAQ center with WR switches server PCs




HiSCORE-28 layout Upgrade to >60 stations in 2018



EAS shower reconstruction [4] with WR. Left: Arrival time delay vs distance R from the shower axis; for an event. Red/white dots: stations retained/excluded in the final fit; red line: reconstructed shower profile. Small panel: Reconstructed core position (black star), the area of the circles is proportional to log(A), with A the station signal amplitude.

Right: Distribution of fit residuals after shower reconstruction. Black dots: data; Red line: simulated events; Blue line: Gaussian data fit.




Conclusions

- Basic implementation of a 1 ns TDC: Deadtime free, absolute TAI, no trigger necessary
- Integrated in 3 different variations: single channel TDC w/ DAQ control, 4 channel TDC, and 1 channel 0.25ns sampling TDC on the SPEC WR node
- Easily extendable to more channels with a simple custom board
- 1 ns TDC implemented and running in HiSCORE
- 4 channel TDC as White Rabbit timing monitoring system

White Rabbit Nodes: TDC Firmware Design


Basic TDC design

- Developed a 1ns sampling TDC
- 5Ch DIO has adjustable input thresholds for analog input options
- On input signal save time stamp in a CPU accessible FIFO
- Delivers deadtime free TAI time stamps
- No external trigger needed
- Easy to implement
- Input/Output channels can easily be adapted for any trigger and DAQ control requirements



Basic 1ns TDC design using ISERDES blocks of the FPGA and the White Rabbit timing system

TDC on SPEC




Modified SPEC firmware using the 5 Ch DIO card and the in-FPGA SerDes blocks. Timestamps were written into a FIFO read out by the LM32 CPU.

TDC Implementation: SPEC WR node

- TDC attached to the Wishbone bus
- Softcore Im32 CPU assembles UDP packets
- Time stamp read out rate at 1kHz
- Used in several DAQs systems


TDC Implementation: ZEN WR node

- Linux running ARM core reads out FIFO
- Software assembles UDP Packets
- High time stamp read out rate of >100 kHz
- Default TDC sampling rate 1ns (Speed Grade -3) and 2ns (-2)



TimeStamping: ZEN versus SPEC (t_ZEN - t_SPEC)

TDC on ZEN




Modified ZEN firmware using the 5 Ch DIO card and the in-FPGA SerDes blocks. Timestamps were written into a FIFO read out by the ARM CPU (Linux)

Multichannel TDC

4 Channel TDC

- 4 TDC integrated in the SPEC FPGA
- Timestamp independently for each channel
- Realized with SPEC board
- Easily extendable to more TDC channels with a simple custom DIO board


4 Channel TDC



SPEC firmware with TDC units to timestamp 4 input signals

4 TDC Example Application

- Easy White Rabbit System Monitoring
- Sample PPS signals of several WR devices
- Multiple clock verification




4 channel TDC example application

High Resolution TDC

- Split incoming signal and feed it into 4 individually delayed TDCs
- External fanout can be implemented in a simple DIO card
- Logic creates high resolution timestamp
- Implemented with SPEC board
- Expected better performance with ZEN board due to temperature compensated IDELAYs

1 Ch High Res TDC



Using an external fanout and the IDELAYs of the FPGA increases the Resolution to 0.25ns

References

- [1] J. Serrano, P. Alvarez, M. Cattin, E. G. Cota, P. M. J. H. Lewis, T. Wlostowski et al., The White Rabbit Project in Proceedings of ICALPECS TUC004, Kobe, Japan, 2009.
- [2] M. Brückner, R. Wischnewski, A. Porelli, "Time Synchronization with White Rabbit – Experience from Tunka-HiSCORE", ICRC2015, Proceedings of the 34th ICRC 2015, The Hague, Netherlands, Proceedings of Science PoS (ICRC2015) 1041
- [3] M. Brückner and R. Wischnewski, "A White Rabbit setup for sub-nsec synchronization, timestamping and time calibration in large scale astroparticle physics experiments", Proceedings of the 33rd ICRC 2013, Rio de Janeiro, Brazil, Braz.J.Phys. 44 (2014) no.5, p 1146
- [4] A. Porelli et al, "Timing calibration and directional reconstruction for Tunka-HiSCORE", ECRS2014, Proceedings of the 24th ECRS 2014, J. Phys. Conf. Ser. 632 (2015) 012041
- [5] M. Tluczykont et. al., DOI: 10.1016/j.astropartphys.2014.03.004
- [6] Budnev, N. et al (TAIGA-Collaboration), "TAIGA - a hybrid detector complex for high energy gamma-ray astro-physics and cosmic ray physics in the Tunka valley" Proceed. ICRC-2017, Busan, Korea, 2017, PoS (ICRC2017) 768