



A Generic Framework for Rapid Development of OPC UA Servers

P. Nikiel, B. Farnham, **S. Schlenker**, C.-V. Soare CERN, Switzerland

V. Filimonov PNPI, Russia


D. Abalo Miron University of Oviedo, Spain



# Motivation: Middleware Challenges

for Device Integration at LHC Detector Controls

- ► Scale: 10<sup>6</sup> parameters, ~100 device types, >50 developers
- Standard middleware for back-end integration was OPC DA
- Limited to Windows platform, closed source, discontinued...
- 1. Commonly supported COTS:
  - Power supplies, VME crates, PLCs...
  - Suppliers provide OPC DA servers
- 2. Custom devices:
  - Custom built electronics or front-end power supplies
  - Sub-system experts use solutions of their choice, significant effort in development and maintenance, and middleware expertise required
  - Developers have often limited software knowledge and change frequently
- Problems with stability, scalability, maintainability, diagnostics of existing systems and big effort for new systems



**Controls hierarchy** 

Fieldbus


Device



# **OPC Unified Architecture**

Industrial machine-to-machine communication protocol for interoperability

- ► OO Information modeling capabilities
- Enhanced security, scalability
- Supports buffering, per-connection heartbeats and timeouts, discovery
- Multi-platform implementation, more lightweight C embedding possible
- Commercial SDKs available with stack from OPC foundation
- Meanwhile also open source stack implementations (C, C++, Java, JS, Python)






- Solves already some problems
- Still requires expertise and effort in programming with OPC UA ...

# **OPC** Unified Architecture

Industrial machine-to-machine communication protocol for interoperability

- OO Information modeling capabilities
- Enhanced security, scalability
- Supports buffering, per-connection heartbeats and timeouts, discovery
- Multi-platform implementation, more lightweight C embedding possible
- Commercial SDKs available with stack from OPC foundation
- Meanwhile also open source stack implementations (C, C++, Java, JS, Python)





- Solves already some problems
- Still requires expertise and effort in programming with OPC UA ...




Maybe provide development environment and generate OPC UA related code?

## Quick opcUA Server generAtion fRamework

#### A tool for rapid C++ server development


- Generates executable OPC UA server from target object-oriented information model
- Where does rapidity come from?
  - Automatic generation of OPC UA related source code
  - Establishing common architecture and convention
  - Provides many useful components to reduce development effort
- ▶ What does it base on?



## Quick opcUA Server generAtion fRamework

#### A tool for rapid C++ server development


- Generates executable OPC UA server from target object-oriented information model
- Where does rapidity come from?
  - Automatic generation of OPC UA related source code
  - Establishing common architecture and convention
  - Provides many useful components to reduce development effort
- ▶ What does it base on?



## Modus Operandi

### Developer benefits:

- Design file can be created using provided XSD schema
- Roughly 50-90% of code can be generated
- User sections of *Device Logic* stubs are well separated, merging tool simplifies regeneration after design changes or quasar upgrades
- CMake based build system with pre-built toolchains for several platforms
- Configuration file can be created using generated XSD schema



### Design – Example





<cachevariable name="current" dataType="Float"/>
</class>

```
DESIGN FILE
```

CONFIGURATION FILE

```
<PowerSupply name="powerSupply1">
<PowerSupplyChannel name="channel1"/>
<PowerSupplyChannel name="channel2"/>
</PowerSupply>
```





<class name="PowerSupply">

quasar-generated diagram

## Design – Example

#### Schema-aware XML editor (Eclipse plugin)

		Node	Content		VISUALIZATION
		?=? xml	version="1.0" encoding="UTF-8"		
DESIGN FILE		マ € d:design	(class*, root)	at"/>	ROOT 0* PowerSupply state : OpcUa_UInt32 0* PowerSupplyChannel current : OpcUa_Float
		ø projectShortName	PowerSupplies		
		(a) xmlns:d	http://www.example.org/Design		
			http://www.w3.org/2001/XMLSchema-instance		
		③ xsi:schemaLocation	http://www.example.org/Design Design.xsd		
		⊽ e d:class	((cachevariable   sourcevariable   hasobjects   configentry))*		
		Iname	PowerSupplyChannel		
		▽ 🖻 d:cachevariable	(documentation?)		
		③ name	current		
		addressSpaceWrite	forbidden		
		InitializeWith	configuration		
		a nullPolicy	nullAllowed		
		③ dataType	OpcUa_Double		
		▽ e d:class	((cachevariable   sourcevariable   hasobjects   configentry))*		
		® name	PowerSupply		
			(object*)		
CONFIGURATION FILE		③ instantiateUsing	configuration		Root Objects Objects Server Server Server Channel1 Current Current Channel2 Current State Types
		③ class	PowerSupplyChannel		
		③ dataType	OpcUa_UInt32		
		③ name	state		
		addressSpaceRead	asynchronous		
		③ addressSpaceReadUseMutex	no		
		addressSpaceWrite	synchronous		
		③ addressSpaceWriteUseMutex	forbidden		
		e d:root	asynchronous		
L L			synchronous		
Z					
Ö					E Views
0		Design Source			



### Components & Tools

XML configuration

Generated schema Simple creation

Validation tool C verify design constraints

Generated loader for object instantiation and runtime access to configuration

> Protocol components CAN devices and interfaces SNMP module

> > IPbus module

### Embedded python

Use python scripts in device logic **C** user writes in **safe language** 

variable-based scripts for **processing** in in/out direction

global scripts with address space access

More to come...

Logging

Provides API and exchangeable back-end

Component based

Server meta-information

# Items, memory usage, thread pool size, run time ...

### Tools

Design visualization: UML generator

**Platform** toolchains: Linux x86\_64, i686, ARM (Raspbian), ARM (Zynq), Windows 32/64

Easy RPM generator

Generated program to test full address space

Documentation: doxygen

**Software management**: consistency checker helps using versioning system

15th ICALEPCS, 17-23th October 2015, Melbourne, Australia



### Components & Tools

XML configuration

Generated schema Simple creation

Validation tool C verify design constraints

Generated loader for object instantiation and runtime access to configuration

> Protocol components CAN devices and interfaces SNMP module

IPbus module

### Embedded python

Use python scripts in device logic **c** user writes in **safe language** 

variable-based scripts for **processing** in in/out direction


global scripts with address space access

Logging

Provides API and exchangeable back-end

Component based

More to come...



### State and Usage

### Quasar v1.0

- Available for collaborators via SVN
- Documentation: inline documentation and video tutorials
- Export to GitHub in progress (free open source license)

### Collaboration with equipment vendors

- Several vendors interested on using quasar for their hardware in collaboration with CERN experts
- Should facilitate problem diagnostics and maintenance

### quasar-made servers

- ► Three servers in production in ATLAS experiment controls
- >5 in test stage or development, to be used for new projects or replacing deprecated OPC DA solutions
- Several users across CERN, provided positive feedback




CANopen *via CAN* IPbus *via TCP/IP* SNMP *via TCP/IP* 

VME crates *via CAN* FPGA board *via CAN* S7 TSPP PLC *via TCP/IP* CAEN HV power supplies *via TCP/IP* Iseg HV power supplies *via TCP/IP* Rad-hard ASIC monitoring *via optical link* FPGA (Zynq) *via TCP/IP* HV-Micro *via CAN* 

# Conclusions

generates OPC UA servers from information model

- Development and maintenance effort greatly reduced due to:
  - Coherency: design file as single point of input
  - Knowledge requirements on OPC UA layers or SDKs minimal
  - Programming reduced to device logic in C++, python
  - Lots of pluggable components
  - Multiple platforms supported out-of-the-box
  - Higher controls layer integration facilitated
- External equipment suppliers are willing to use it




Looks promising that we can meet the middleware challenges!

# Conclusions

generates OPC UA servers from information model

- Development and maintenance effort greatly reduced due to:
  - Coherency: design file as single point of input
  - Knowledge requirements on OPC UA layers or SDKs minimal
  - Programming reduced to device logic in C++, python
  - Lots of pluggable components
  - Multiple platforms supported out-of-the-box
  - Higher controls layer integration facilitated
- External equipment suppliers are willing to use it



Looks promising that we can meet the middleware challenges!



15<sup>th</sup> ICALEPCS, 17-23th October 2015, Melbourne, Australia

### **Transforming Information Model**

### Model condensed into Design File using OO approach

- Classes, relations between classes
- Variables which belong to classes, main types
  - Cache variables: in-memory data access
  - Source variables: asynchronous and synchronous device access
- ► Various class and variable *attributes+properties* such as data type, read-only or writable, ...


#### Code and schema generation Based on XSLT transforms **Design file** Configuration module **Device** logic Address space module Utilities Module build information Address Space class header Visualization (UML, ...) Configuration.xsd Address Space class body Device class header Test code Device class body Source Variables glue logic SCADA integration Configuration.{hxx,cxx} DRoot.{cpp,h} Information model Code management/versioning Configurator.cpp Embedded python Module build information Build system, Packaging

---- generated automatically on build overwrites generated on request merges
Code XSD SW management SCADA scripting

#### 15th ICALEPCS, 17-23th October 2015, Melbourne, Australia

#### Stefan Schlenker, CERN

### Internal handling of variables (generated) – Sequence diagrams



#### 15th ICALEPCS, 17-23th October 2015, Melbourne, Australia