

EPICS IOC based on Computer-On-Module for the LNL laboratory

J. Vasquez¹, D. Pedretti¹, R. Ponchia¹, M. Bellato², R. Isocrate², M. Bertocco³

¹INFN - Laboratori Nazionali di Legnaro. V.le dell'Università 2, 35021, Legnaro (PD), Italy

²INFN – Sezione di Padova. Via Marzolo 8, 35131, Padova (PD), Italy

³Università degli Studi di Padova. Via Gradenigo N. 6b, 35131, Padova (PD), Italy

EPICS



The LNL EPICS IOC NET / USB WiFi VGA PoE SODIMM 2 1333/1600 MHz Processor 1~8 GB DDR3 Form by: SATA Audio PCle 3rd Gen PCI Express x16 (Gen3) Intel[®] Core™ SODIMM 2 2 x8 or 1x8 + 2 1. Computer-On-Modules: which 1333/1600 MHz i7 Processor 1~8 GB DDR3 Quad & Dual Core PCIe/USB includes all the basic component and IO interfaces of a PC (CPU, COM 4x USB 3.0 (port 0/1/2/3) RAM, USB, SATA, serial, audio, PCle video, Ethernet, PCI, PCIe) DDI 2 DP / HDMI / DV PCH DDI 3 DP / HDMI / DVI / eDP **FPGA** 2. Custom Carrier board with obile Intel[®] QM77 Express Chipset additional IO interfaces (ADC, SPI / I2C / DIO / .. DAC, DIO, fieldbuses)



Common hardware platform for all current and future control systems at LNL.



RS232/ 485	1-wire	CAN	Motor	

Adlink's type 6 Express-IB COM

Final IOC (COM + Carrier)



DIO, ADC and DAC PCIe expansion boards





Performance test (CPU usage vs acquisition rate, and ENOB):
1. Up to 4.4KSample/s @ 99%; Good choice for LNL is 1KSample/s @ 20%; For most current application at LNL is enough tens Sample/s with negligible use of CPU
2. ENOR between 15 (bits (@ bigb acquisition rates) and 10 bits

2. ENOB between 15.4bits (@ high acquisition rates) and 19 bits (@ low acquisition rates)

Control System Implementation at LNL using the Prototype IOC







15th International Conference on Accelerator & Large Experimental Physics Control Systems Cotober 17-23, 2015. Melbourne, Australia.