

# Development of the Machine Protection System for LCLS-I

John Dusatko  
SLAC National Accelerator Laboratory



U.S. DEPARTMENT OF  
**ENERGY**

Office of  
Science



# Talk Outline

- 1) Introduction
- 2) History
- 3) System Overview
- 4) The Link-Node
- 5) System Software
- 6) Operational Experience
- 7) Future Directions

# Introduction

## ■ Linac Coherent Light Source—I


(was just LCLS before LCLS-II came along...)

- Pulsed X-ray FEL
- Uses last 1/3<sup>rd</sup> of Linac + new injector, new e<sup>-</sup> transport line, undulator and X-ray beam line
- 120Hz maximum rate

## ■ Goal of MPS:

- Prevent the machine (and others) from hurting itself by switching off e-beam
- LCLS requirement: respond within 8.3ms
  - LCLS MPS actually responds within 2.78ms

# LCLS-I – Schematic View



## MPS Sensors:

- Vacuum Valve Position
- Waterflow Status
- Magnet Power Supply Status
- Temperatures
- In-beam Diagnostics Status
- Beam Position
- Beam Charge
- RF System Status
- Beam Containment Status
- Beam Loss Monitors

## MPS Mitigation Devices:

- Laser Heater Mechanical Shutter
- Photocathode Laser Mechanical Shutter
- Gun Trigger Permit
- Pre-Undulator Fast Kicker (ByKIK)

# Some History


- Original SLAC Linac MPS (c. 1960s):
    - ON/OFF only: Inhibited injector triggers based on sensor states
    - Tone Based / Hardwired System / Discrete transistors
    - Capable of responding in 1ms
  - Stanford Linear Collider (SLC) MPS (c. 1980s):
    - Allowed rate limiting (plus shutoff) & programmable algorithms
    - CAMAC & VME based with MIL-STD-1553 data link for comms
    - Capable of responding within 2-3 beam pulses
- Both of these systems ran in parallel and were still use when LCLS came along

# The LCLS-I MPS

- A star network consisting of two entities: Link Processor and Link-Nodes
  - Interconnected over private GigbE network

## ■ Link Processor:

- Runs MPS algorithm
- Makes decisions based on sensor states
- Interfaces to timing system



Motorola MVME 6100




PMC-EVR-200

## ■ Link-Node:

- Sensor signal collection point
- Drives mitigation devices
- Integrates sensor subsystems






# Link-Node Architecture

## ■ Link-Node:

- 3u chassis with configurable board arrangement
  - Main motherboard with arrangement of other boards
- Contains:
  - MPS “Engine” in Virtex-4 FPGA
  - MPS Digital I/O
  - Embedded Coldfire CPU
  - Industry Pack (IP) bus interface
  - GigE Interface (FPGA core)
  - USB 1.0 Interface (dev & maintenance)
- Configured in different “flavors”:
  - Standard (MPS Digital I/O Only)
  - BLM (Undulator Beam Loss Monitor Ifc)
  - PIC (Beam Loss Ion Chamber Ifc)
  - ByKIK (Fast Kicker Magnet Ifc)



# Link-Node Internals



Link-Node:  
Config w/ different boards:

Standard:

- Motherboard
- MPS I/O Boards




Input Board



Output Board

# Link-Node Internals



## Link-Node:



Config w/ different boards:

## Standard:


- Motherboard
- MPS I/O Boards

## App Specific:

- IP Boards



# Link-Node Internals







Link-Node:  
Config w/ different boards:

Standard:


- Motherboard
- MPS I/O Boards

App Specific:

- IP Boards
- L-Board



# Link-Node Internals



## Link-Node:




Config w/ different boards:

## Standard:

- Motherboard
- MPS I/O Boards

## App Specific:

- IP Boards
- L-Board
- Interface Boards





# System Software

## Link Node Main

Link Node ID	Details	Heartbeat	Type	FPGA ver	Database ver
1	eloc-k29-mp01	11088	MIT_CONTROL	9d3	2011-09-12-a
2	eloc-k29-mp11	11088	PIC	9d3	2011-09-12-a
3	eloc-k21-mp01	11390	MIT_CONTROL	9d3	2011-09-12-a
4	eloc-k21-mp11	11390	PIC	9d3	2011-09-12-a
5	eloc-k22-mp01	11390	MIT_CONTROL	9d3	2011-09-12-a
6	eloc-k22-mp11	11390	PIC	9d3	2011-09-12-a
7	eloc-k23-mp01	11390	MIT_CONTROL	9d3	2011-09-12-a
8	eloc-k23-mp11	11390	PIC	9d3	2011-09-12-a
9	eloc-k24-mp01	11113	MIT_CONTROL	9d3	2011-09-12-a
10	eloc-k24-mp11	11113	PIC	9d3	2011-09-12-a
11	eloc-k25-mp01	11113	MIT_CONTROL	9d3	2011-09-12-a
12	eloc-k25-mp11	11113	PIC	9d3	2011-09-12-a
13	eloc-k26-mp01	11390	MIT_CONTROL	9d3	2011-09-12-a
14	eloc-k26-mp11	11390	PIC	9d3	2011-09-12-a
15	eloc-k27-mp01	11400	MIT_CONTROL	9d3	2011-09-12-a
16	eloc-k27-mp11	11400	PIC	9d3	2011-09-12-a
17	eloc-k28-mp01	11400	MIT_CONTROL	9d3	2011-09-12-a
18	eloc-k28-mp11	11400	PIC	9d3	2011-09-12-a
19	eloc-k29-mp01	11174	MIT_CONTROL	9d3	2011-09-12-a
20	eloc-k29-mp11	11174	PIC	9d3	2011-09-12-a
21	eloc-bv0-mp01	11240	MIT_CONTROL	9d3	2011-09-12-a
22	eloc-bv0-mp11	11240	PIC	9d3	2011-09-12-a
23	eloc-mcc0-mp01	11240	MIT_CONTROL	9d3	2011-09-12-a
24	eloc-mcc0-mp11	11240	PIC	9d3	2011-09-12-a

## Link Node Fault States

Channel	Device Name	Fault Name	Current State	Latched State	Bypass Value	Bypass Status
1	COLL-026-300-SCRAPER_FS	STATE	OK	OK	1000	Not Bypassed
2	WPS-026-1-POSITION	STATE	OPEN	OPEN	1000	Not Bypassed
3	WPS-026-1-FAST_VLV	STATE	OPEN	OPEN	1000	Not Bypassed
4	MMGL-026-1-MM-GAUGE	STATE	OK	OK	1000	Not Bypassed
5	PFS-026-72-SECTOR	STATE	NOT_READY	NOT_READY	1000	Not Bypassed
6	SST-026-1-SECTOR	STATE	READY	READY	1000	Not Bypassed
7	WPS-026-1-BREAKER	STATE	OK	OK	1000	Not Bypassed
8	PUMP-026-5675-FLOW_SW	STATE	OK	OK	1000	Not Bypassed
9	PUMP-026-5675-FLOW_SW	STATE	OK	OK	1000	Not Bypassed
10	STR-026-550-BASILIN	STATE	NOT_READY	NOT_READY	1000	Not Bypassed
11	STR-026-550-BASILIN	STATE	NOT_READY	NOT_READY	1000	Not Bypassed
12	STR-026-550-BASILIN	STATE	QUIT	QUIT	1000	Not Bypassed

Overall

Rotary ID: 34, Heartbeat: 114150, Type: PIC, FPGA ver: 9d3, Database ver: 2011-09-12-a

Debounce registers (read/write)

Latched Faults (read)

States (read)

Autorecoverable (read)

Deadmen (read)

Fiducial Setup (read/write)

Temperatures and voltages (read)

Arcturus flash contents (read)

High Voltage: ON

PIC Module 1

PIC Raw ADC Diagnostics (read)

PIC QADC Registers (read/write)


PIC QADC Thresholds (write)

PIC QADC Losses (read)

PIC QADC Doses (read)

Protection Ion Chamber Module P1 QADC Thresholds


Channel	Name	Low use Name_L	High use Name_H
1	PICMDMP1.698P1_LOSS	0.350	1.400
2	PICMDMP1.699P1_LOSS	0.350	1.400
3	PICUND1.34-3P1_LOSS	-9.900	9.900
4	PICUND1.34-4P1_LOSS	-9.900	9.900
5	PICUND1.34-5P1_LOSS	-9.900	9.900
6	PICUND1.34-6P1_LOSS	-9.900	9.900
7	PICUND1.34-7P1_LOSS	-9.900	9.900
8	PICUND1.34-8P1_LOSS	-9.900	9.900



## Archive of Analog

## Link Node Ctrl/Status

# System Software – Main GUI



- Java-based  
- Main user lfc in control room

*Current rates*

*Current rate limiting truth tables*

*Active bypasses*


# Operational Experience 1

- System Commissioned in 2009
- All inputs transitioned in Summer 2010
- 32 Link-Nodes in system
- ~2100 input devices
- Some items evolved with operational experience (e.g. user interface)
- Some growing pains

# Future Directions

- Upgrade of Motherboard
- Sneak BLM data onto MPS Enet Link (for Beam Sync Acq)
- New Link-Node Flavors:
  - Thermocouple Input
  - General-Purpose Analog Input
- And....coming soon → LCLS-II!







## Individuals Involved With The LCLS-I MPS Development

<b>Matt Boyes</b>	<b>(System Eng / SW)</b>
<b>Mike Browne</b>	<b>(Architecture)</b>
<b>Sergei Chevtov</b>	<b>(MPS GUI / User Ifc)</b>
<b>Dayle Kotturi</b>	<b>(Link-Node SW)</b>
<b>Patrick Krejcik</b>	<b>(Architecture / System Physicist)</b>
<b>Stephen Norum</b>	<b>(Architecture / LP SW / Project Lead)</b>
<b>Jeff Olsen</b>	<b>(Link-Node HW &amp; FPGA Design)</b>
<b>Anthony Tilghman</b>	<b>(Architecture / Legacy Systems)</b>
<b>Chuck Yee</b>	<b>(PCB layout / Chassis design)</b>

# End of Talk

*Thank you for your attention!*