
# The LHC Safe Machine Parameter Controller Test Bench

# S. Gabourin, A. Garcia Muñoz, CERN, Geneva, Switzerland

#### Abstrac

This paper outlines the core concepts and realisations of the Safe Machine Parameters Controller (SMPC) test-bench, based on a VME crate and LabVIEW program. Its main goal is to ensure the correct function of the SMPC for the protection of the CERN accelerator complex. To achieve this, the tester has been built to replicate the machine environment and operation, in order to ensure that the chassis under test is completely exercised. The complexity of the task increases with the number of input combinations. This paper also outlines the benefits and weaknesses of developing a test suite independently of the hardware being tested, using the "V" approach.

The diagram below shows how the "V" approach is used for the SMPC testbench




To ensure avoiding any misunderstanding, misinterpretation or hole of the specification, an effort has been carried out to generate a documentation which is out of ambiguity, using the Predicate Logic or Formal Methods (FM). FM are used to describe the behaviour of a system, independently of its nature (Hardware, software, abstract...), even if it exists several ways to write them, depending on the target where the logic is foreseen to be established. They appear like a logical language, similar to a programming language, and which allows giving an exhaustive description of how the system has to work.

The test bench software has been built to facilitate the addition, modification or suppression of tests. The tests are not defined in the program itself but in an **Excel file** from the specification.

This file contains each possible elementary test divided in steps. A step is defined as a set of actions which are realised at the same time. Eight actions (all optional) are defined, each one in a separate worksheet:

# Three **write**: for the hardware it can be frames or flags, for the software it is registers,

# Four **read**: for the hardware it can be frames or flags, and for the software registers or History Buffer records, # One is used to set the **delay** before starting the next step.



SMPC board, including their connections, and their internal states. A colourcoding is used to display the state of each element:


- # dark gray for elements which are not tested,
- dark blue for elements which are currently or are going to be under test,
- # green for elements successfully tested

### # red for elements whose test has failed.

## Three users' actions are possible:

# "Ctrl click" on an object (rectangle, label or frame) to launch this specific test. On picture 3, the SBF label of CISGLB was clicked to obtain the blue objects, # "Ctrl shift click" to launch this specific test and all dependent ones. On picture 3, this has been done on the Energy object of the CISA which has induced the test of all green objects

**# "Shift click**" to show the diagnostic of a test which has been executed, this opens a window showing a breakdown of the test steps.



CERN accelerator complex

CMS

TI2

