## Status of the Sirius RF BPM Electronics IBIC2014, Monterey

### Sérgio Rodrigo Marques

(on behalf of the beam diagnostics group)





Brazilian Synchrotron Light Laboratory

sergio@lnls.br





- Introduction
- Stability Requirements
- General System Requirements
- FOFB Strategy
- Hardware Overview
- Performance Tests: Laboratory Bench
- Performance Tests: SPEAR3 Beam (SLAC/SSRL)
- Final Remarks







Campinas, State of São Paulo, Brazil

Sirius 3 GeV light Source <u>First beam: mid-2018</u>

> LNLS UVX storage ring 1.37 GeV 2<sup>nd</sup> generation light source

**Operating since 1997** 

**Brazilian Center for Research in Energy and Materials** 





### Picture – December 2013 March 2014: Earthwork finalized October 2014: Construction companies selection







### Introduction

- Stability Requirements
- General System Requirements
- FOFB Strategy
- Hardware Overview
- Performance Tests: Laboratory Bench
- Performance Tests: SPEAR3 Beam (SLAC/SSRL)
- Final Remarks

# Stability Requirements

## Requirements for Sirius RF BPM electronics

Requirements of Sirius RF BPM electronics.

Parameter	Value
Resolution (RMS) @ 0.1 Hz to 1 kHz	< 80 nm
Resolution (RMS) @ turn-by-turn full bandwidth	< 3 µm
1 hour position stability (RMS)	<0.14 µm <b>*</b>
1 week stability (RMS)	< 5 µm
Beam current dependence (decay mode)	< 1 µm 🔺
Beam current dependence (top-up mode)	<0.14 µm \star
Filling pattern dependence	< 5 µm



#### **Energy: 3GeV**

CNPEM

Natural emittance: 0.28 nm.rad RF frequency: ~500 MHz Natural bunch length: ~ 8.8 ps





- Introduction
- Stability Requirements
- General System Requirements
- FOFB Strategy
- Hardware Overview
- Performance Tests: Laboratory Bench
- Performance Tests: SPEAR3 Beam (SLAC/SSRL)
- Final Remarks





- Electron and photon beam position monitoring from accelerator's control system
- Storage ring Fast Orbit Feedback control: stabilizes beam • orbit at sub-micron level
- Orbit interlock: prevents machine from damage due to mis-steered high power photon beams
- Machine studies: turn-by-turn readouts provide valuable information of machine behavior
- Failure diagnostics: beam loss analysis (post-mortem)
- General diagnostics





- Introduction
- Stability Requirements
- General System Requirements
- FOFB Strategy
- Hardware Overview
- Performance Tests: Laboratory Bench
- Performance Tests: SPEAR3 Beam (SLAC/SSRL)
- Final Remarks

















- Introduction
- Stability Requirements
- General System Requirements
- FOFB Strategy
- Hardware Overview
- Performance Tests: Laboratory Bench
- Performance Tests: SPEAR3 Beam (SLAC/SSRL)
- Final Remarks



# Hardware Overview



#### **RFFE v1 (block diagram and tests)**







B. Keil et al., "Development of New BPM Electronics for the Swiss Light Source, IBIC' 2012

R. Biscardi, J. W. Bittner, "Switched Detector for Beam Position Monitor", PAC'1989





# Hardware Overview



#### FMC standard 130 MSP/s 16-bit ADC board





Optimized for undersampling







#### "Standard" features

- External clock input
- Adjustable oscillator's frequency for internal clock
- FMC standard (FPGA Mezzanine Card)



PLL tuning for internal clock



## Hardware Overview





#### More info online at:

6th meeting of the xTCA interest group *"A MicroTCA system for Sirius BPM"* Daniel Tavares (LNLS)



Designed by Warsaw University of Technology (WUT) for LNLS





- Introduction
- Stability Requirements
- General System Requirements
- FOFB Strategy
- Hardware Overview
- Performance Tests: Laboratory Bench
- Performance Tests: SPEAR3 Beam (SLAC/SSRL)
- Final Remarks



### Block diagram of the setup used for the BPM electronics test







#### **Beam Current Dependence – short range**



#### **IBIC'2013 (MOPC09)**

The temperature dependence was kept below 140 nm under a 8 C degrees temperature variation.



~2 days test RMS X, Y < 140 nm Data rate: ~10 Hz Bandwidth: ~2 Hz

# Performance Tests: Bench

# Diagonal switching scheme virtually eliminates electronic noise originated in the RF chain downstream of the switches <u>up to a certain frequency...</u>





The switching scheme introduces coherence between the diagonal channel pairs (A-C and B-D) from DC to approximately 40 kHz.

NPEM











- Introduction
- Stability Requirements
- General System Requirements
- FOFB Strategy
- Hardware Overview
- Performance Tests: Laboratory Bench
- Performance Tests: SPEAR3 Beam (SLAC/SSRL)
- Final Remarks



### Block diagram of the setup used for the BPM electronics test



# Performance Tests: Beam

### Comparing real beam, real beam @ low alpha mode and RF generators







- Open Hardware repository: www.ohwr.org/projects
- Substantial integration work on the digital back-end will take place in 2015
- The performance of the Sirius BPM electronics "analog" hardware was improved
- Critical specifications are now met with exceeding performance
- BPM electronics design was performed in order to not limit the FOFB performance
- Efforts will be redirected to pre series production of RFFE and ADC boards in the 1<sup>st</sup> semester of 2015





# Thank you for your attention!

sergio@Inls.br