# **NSLS-II RF BPM Commissioning Update**



Joseph Mead, on behalf of NSLS-II diagnostic group

International Beam Instrumentation Conference 2014 Monterey, California, USA, Sept. 14-18, 2014





# Outline

#### • Hardware

- AFE Analog Front End
- DFE Digital Front End
- Final Acceptance Testing
  - Pre-commissioning testing.

### • Software: Control System Studio (CSS) Panels and Matlab Scripts

Resolution Measurements with Beam

Storage Ring Commissioning ran from March 26 – May 12 and then again from Jun 30 – Jul 12. We had ½ shift for dedicated bpm measurements.





# **Analog Front End Board (AFE)**

3

- Architecture is based on under-sampling the 500MHz impulse response of band-pass filter.
- Coherent signal processing ADC clock is locked to Frev.
  - 310 ADC samples per turn
  - Signal Processing is "single-bin" DFT calculation at TbT rate to calculate magnitude of each channel.
- Performance Features
  - P1dB = +19dBm (at ADC Input)
  - IP3 = +43dBm (at ADC input)
  - NF = 5.3dB (dominated by LPF and SAW Filter)
  - Channel to Channel Isolation = 60dB

#### Single Channel Signal Chain







NATIONAL LABORATOR

# **Digital Front End Board (DFE)**



NATIONAL LABORATOR



### **RF BPM Chassis**



Data Type	Mode	Max Length
ADC Data	On-demand	256Mbytes or 32M samples per channel simultaneously
TBT	On-demand	256Mbytes or 5M samples
		Va,Vb,Vc,Vd, X,Y,SUM, Q, pt_va,pt_vb,pt_vc,pt_vd
FOFB 10KHz	Streaming via SDI	Streaming - X,Y,SUM ; For On-Demand: 256Mbytes or 5M samples
	Link and On-demand	Va,Vb,Vc,Vd, X,Y,SUM, Q, pt_va,pt_vb,pt_vc,pt_vd
Slow	Streaming and	80hr circular buffer
Acquisition	On-demand	Va,Vb,Vc,Vd, X,Y,SUM, Q, pt_va,pt_vb,pt_vc,pt_vd
10Hz		
System Health	On-demand	80hr circular buffer; AFE temp, DFE temp, FPGA Die temp, PLL lock
		status, SDI Link status
fice of		В



ΈN

NATIONAL LABORATORY

# **Cell Level**



# **Final Acceptance Testing**

- Developed a suite of tests prior to commissioning to fully test all functionality.
- Using command line python scripts
  - Verify all networking and serial port connections are working
  - Verify latest firmware software versions are installed.
  - Verify all flash settings are correct (network, kx, Ky, gains, timing, etc)
  - Update Firmware remotely
- Using Matlab scripts and pilot tone generator on BPM
  - Cable Orientation tests : Installed different attenuators on each of the 4 inputs to the PTCM and read out ADC results.
  - Static Gain Calibration : Calibrated out gain variations of the 4 RF channels for 20 different attenuator settings. Results are stored on each BPM in FLASH
  - Intensity Dependence scan : Vary intensity of pilot tone signal check for resulting position offsets.
- For more information, please see poster TUPF01 for more details

ad@box32:/home/	cdanneil/python\$	./bpm	status.py	booster

r	ea	ba	0	вt	er

bpm	ip	moxa	mode	fgga_ver ublz_ver	PLL Lock	
	ip=10.0.142.12	moxa=10.0.133.250:40	01 app	490071113	4990	3
	ip=10.0.142.13	moxa=10.0.133.250:40	02 app	490071113	4990	1
	ip=10.0.142.14	moxa=10.0.133.250:40	03 app	490071113	4990	1
	ip=10.0.142.15	moxa=10.0.133.250:40	04 app	490071113	4990	
	ip=10.0.142.16	moxa=10.0.133.250:40	05 app	490071113	4990	1
	ip=10.0.142.17	moxa=10.0.133.250:40	06 app	490071113	4990	1
	ip=10.0.142.18	moxa=10.0.133.250:40	07 app	490071113	4990	1
	ip=10.0.142.19	moxa=10.0.133.250:40	08 app	490071113	4990	1
	ip=10.0.142.20	moxa=10.0.133.250:40	09 app	490071113	4990	1
10	ip=10.0.142.21	moxa=10.0.133.227:40	10 app	490071113	4990	
11	ip=10.0.142.22	moxa=10.0.133.227:40	11 app	490071113	4990	1
12	ip=10.0.142.23	moxa=10.0.133.227:40	12 app	490071113	4990	1
13	ip=10.0.142.24	moxa=10.0.133.227:40	13 app	490071113	4990	1
14	ip=10.0.142.25	moxa=10.0.133.227:40	14 app	490071113	4990	1
15	ip=10.0.142.26	moxa=10.0.133.227:40	15 app	490071113	4990	
16	ip=10.0.142.27	moxa=10.0.133.227:40	16 app	490071113	4990	1
17	ip=10.0.142.28	moxa=10.0.133.227:40	17 app	490071113	4990	1
18	ip=10.0.142.29	moxa=10.0.133.227:40	18 app	490071113	4990	
19	ip=10.0.142.30	moxa=10.0.133.227:40	01 app	490071113	4990	1
20	ip=10.0.142.31	moxa=10.0.133.227:40	02 ???			
21	ip=10.0.142.32	moxa=10.0.133.227:40	03 app	49071013	4990	
22	ip=10.0.142.33	moxa=10.0.133.227:40	04 app	49071013	4990	1
23	ip=10.0.142.34	moxa=10.0.133.227:40	05 app	490071113	4990	1
24	ip=10.0.142.35	moxa=10.0.133.227:40	06 app	49071013	4990	
25	ip=10.0.142.36	moxa=10.0.133.227:40	07 app	490071113	4990	1
26	ip=10.0.142.37	moxa=10.0.133.227:40	08 ???			
27	ip=10.0.142.38	moxa=10.0.133.227:40	09 app	490071113	4990	
28	ip=10.0.142.39	moxa=10.0.133.250:40	10 app	490071113	4990	
29	ip=10.0.142.40	moxa=10.0.133.250:40	11 app	490071113	4990	1

Python script to check BPM connectivity and firmware versions

EN fory

IATES

#### Static Gain Calibration results





IIS Static Gain Ca

# **BPM SR Main CSS OPI screen**

- The Main BPM CSS Summary page provides a quick overview of the system's health. Different colors indicate different fault conditions and help identify if problems are at the individual bpm level, cell level, or global level.
- Each cell has 6 arc BPM's and up to 3 ID BPM's. (Injection straight BPM's are located in Cell 30)
- Green = OK
- Blue = ADC Saturated
- Orange = Pilot Tone On
- Pink = IOC disconnected
- Red = BPM communication problem
- 5 different Alarm Conditions
  - 1. PLL Not locked BPM ADC clock is not locked to the RF
  - 2. BPM Communication Failure IOC and BPM have stopped communicating (10 Hz heartbeat)
  - 3. Pilot Tone On
  - 4. FPGA Over Temperature
  - 5. Frev Heartbeat Fail Frev clock is not present

К	iman Menu	an Menu STORAGE RING BPM STATUS													
•	PENT	ANT 2			PENTANT 3					PENTANT 3 PENTANT 4					
С	:1 C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
		3-7		5-7			8-7		10-7	11-7					
		3-8		5-8			8-8		10-8	11-8					
				5-9											
1	1 2-1	3-1	4-1	5-1	6-1	7-1	8-1	9-1	10-1	11-1	12-1	13-1	14-1	15-1	16-1
1-	2 2-2	3-2	4-2	5-2	6-2	7-2	8-2	9-2	10-2	11-2	12-2	13-2	14-2	15-2	16-2
1-	3 2-3	3-3	4-3	5-3	6-3	7-3	8-3	9-3	10-3	11-3	12-3	13-3	14-3	15-3	16-3
1-	4 2-4	3-4	4-4	5-4	6-4	7-4	8-4	9-4	10-4	11-4	12-4	13-4	14-4	15-4	16-4
1-	5 2-5	3-5	4-5	5-5	6-5	7-5	8-5	9-5	10-5	11-5	12-5	13-5	14-5	15-5	16-5
1-	6 2-6	3-6	4-6	5-6	6-6	7-6	8-6	9-6	10-6	11-6	12-6	13-6	14-6	15-6	16-6
		PENT	ANT 5					PENT	ANT 1	PENTANT 2					
C	17 C18	C19	C20	C21	C22	C23	C24	C25	C26	C27	C28			Data	Viewer
F	19.7											C29	C30		
	10-7					23-7					28-7	629	C30	SR	BPM
	18-8					23-7 23-8					28-7	C29	C30 30-7	SR I Trig	Sync
┡	18-8					23-7 23-8 23-9					28-7 28-8		C30 30-7 30-8 30-9	SR Trig SR Vie	BPM Sync BPM wer 2
	18-8					23-7 23-8 23-9					28-7 28-8		C30 30-7 30-8 30-9 30-10	SR I Trig SR Vie SR	BPM Sync BPM wer 2 Cell
17	18-8 18-8	19-1	20-1	21-1	22-1	23-7 23-8 23-9 23-1	24-1	25-1	26-1	27-1	28-7 28-8	Disconi	C30 30-7 30-8 30-9 30-10 30-10	SR I Trig SR Vie SR Tin	BPM Sync BPM wer 2 Cell ning
	18-8   18-8   18-1   7-1   18-1	19-1 19-2	20-1	21-1	22-1	23-7 23-8 23-9 23-1 23-1	24-1 24-2	25-1 25-2	26-1	27-1	28-7 28-8 28-8 28-1 28-1 28-2	Disconi	C30 30-7 30-8 30-9 30-10 30-1 30-1 30-2	SR I Trig SR Vie SR Tin SR BI Event	BPM Sync BPM wer 2 Cell hing PM Codes
17	IB-8   18-8   1 </td <td>19-1 19-2 19-3</td> <td>20-1 20-2 20-3</td> <td>21-1 21-2 21-3</td> <td>22-1 22-2 22-3</td> <td>23-7 23-8 23-9 23-1 23-2 23-3</td> <td>24-1 24-2 24-3</td> <td>25-1 25-2 25-3</td> <td>26-1 26-2 26-3</td> <td>27-1 27-2 27-3</td> <td>28-7 28-8 28-8 28-1 28-2 28-2 28-3</td> <td>Disconi</td> <td>C30 30-7 30-8 30-9 30-10 30-10 30-1 30-2 30-3</td> <td>SR I Trig SR Vie SR Tin SR BI Event</td> <td>BPM Sync BPM wer 2 Cell ning PM Codes PM</td>	19-1 19-2 19-3	20-1 20-2 20-3	21-1 21-2 21-3	22-1 22-2 22-3	23-7 23-8 23-9 23-1 23-2 23-3	24-1 24-2 24-3	25-1 25-2 25-3	26-1 26-2 26-3	27-1 27-2 27-3	28-7 28-8 28-8 28-1 28-2 28-2 28-3	Disconi	C30 30-7 30-8 30-9 30-10 30-10 30-1 30-2 30-3	SR I Trig SR Vie SR Tin SR BI Event	BPM Sync BPM wer 2 Cell ning PM Codes PM
17 17 17	18-8   18-8   18-1   7-1   18-2   7-3   18-3   7-4   18-4	19-1 19-2 19-3 19-4	20-1 20-2 20-3 20-4	21-1 21-2 21-3 21-4	22-1 22-2 22-3 22-4	23-7 23-8 23-9 23-1 23-1 23-2 23-3 23-4	24-1 24-2 24-3 24-4	25-1 25-2 25-3 25-4	26-1 26-2 26-3 26-4	27-1 27-2 27-3 27-4	28-7 28-8 28-8 28-1 28-2 28-3 28-3 28-4	Disconi Disconi Disconi Disconi	C30 30-7 30-8 30-9 30-10 30-1 30-1 30-2 30-3 30-4	SR I Trig SR Vie SR Tin SR B Event SR B DDR	BPM Sync BPM wer 2 Cell ning Codes PM Codes PM Tx Cnt
17 17 17 17	18-8   18-8   18-1   72   18-2   18-3   18-3   74   18-4   7-5	19-1 19-2 19-3 19-4 19-5	20-1 20-2 20-3 20-4 20-5	21-1 21-2 21-3 21-4 21-5	22-1 22-2 22-3 22-4 22-5	23-7 23-8 23-9 23-9 23-1 23-2 23-3 23-4 23-5	24-1 24-2 24-3 24-4 24-5	25-1 25-2 25-3 25-4 25-5	26-1 26-2 26-3 26-4 26-5	27-1 27-2 27-3 27-4 27-5	28-7 28-8 28-1 28-1 28-2 28-3 28-3 28-4 28-5	Discon Discon Discon Discon Discon	C30 30-7 30-8 30-9 30-10 30-10 30-11 30-2 30-3 30-3 30-4 30-5	SR I Trig SR Vie SR Tin SR B Event SR B DDR	BPM Sync BPM wer 2 Cell ning PM Codes PM Tx Cnt





# **BPM Top Level Engineering Panel**

		BPM CO	ONTROL				
Event Count: 864264 sec	10 Hz Trig	Rate 10.0 Cnt/s	FPGA Firmv	vare Ver	147060214 Ver	Go Home	
BEAM ON OK	10 Hz Trig	Count 18347186 Cn	uBlaze Firm	ware Ver	1582092 Ver		
CTRL READ Status F	OFB SDI Use	r SA			Soft Trig	Connected	
		· · · · · · · · · · · · · · · · · · ·		C	DR Tx Count:	866674	Global Soft Trigg
PLL: LOCK		ADC-A Gai	n 32741	D	DR Tx Busy	Wfm Ready	Wfm Record Leng
Machine Type Trig Source V	Vfmtype MC Sro	ADC-B Gain	n 31536	A	ADC burst length	1,000,000	100,000
TEST M LINAC	ADC Wfm	ADC-C Gair	n 31930	т	BT burst length	10,000	10,000
LTB EXT	FA Wfm	ADC-D Gain	n 32767	F	A burst length	10,000	10,000
BTS EXT	NONE	RF Attenuato	or (dB): 15 🔺	15 dB	DDR adc offset	0	Global Soft Trigg
Raw Data		PT Attenuato	or (dB): <b>31</b>	31 dB	DDR TbT offset	0 *	
RAW ADC		Geo Delay	290 🔺	290	DDR FA offset	0	
Bp_PT_F 000 MHz		Trigger Delay	46,011,300	10795750	K×	11.079	11.080 mm
Lookup 499 MHz		Trig Event Road	47 🔺	66	Ку	11.829 🔺	11.830 mm
		neau.			Bba X Offset(mm)	0.573	
					Bba Y Offset(mm)	-0.206	
ADC WFM	FA WFM SA	(10 Hz)			Sa Sum threshold:	-0.01	0.00241
	SEC	Offset					NO_ALARM
Trig Timestamp:	1408027283 sec	11044534 nsec	DDR Trig Timestar	np 08/14/2	2014,10:41:23		0
Evr Timestamp:	1408027283 sec	91262683 ns					-0.1225 mm
			BPM IN	FO: IP: 10.0	0.142.88 C4 BPM 1		0.4774 mm





# **Other diagnostic Matlab Scripts**

- Matlab scripts have been developed for system experts to help quickly determine system health at a global level.
- For example, the application shown here was very useful during early commissioning, shows pertinent information for all SR BPM's on a single screen, which updates at 1Hz.



# **BPM** Timing

- The Beam Position Monitor Electronics calculates a single horizontal and vertical position for every revolution. To function correctly the electronics needs to have its timing signals properly adjusted. This involves the adjustment of two different delay values, one being a fine adjustment and one a coarse adjustment.
  - Trigger Delay is the course adjustment. It has the resolution of a turn and tells the system when to start storing data to DDR memory.
  - Geo Delay is the fine delay adjustment. It provides a delay of the machine clock (Frev) signal which is received from the timing system. The delay resolution is approximately 8.5ns, which is the ADC sampling clock period, and the range of the delay is a single revolution, which is 2.6us. This delay permits compensation for various cabling delays and beam transit delays between BPM's, thus allowing all BPM's in the ring to perform their position calculation on the same bunches
- As of now, the "timing in" of the BPM's is a manual process, but with the help of the CSS panel shown below, 2 people were able to time in all BPM's in under 2 hours.





# **NSLS-II BPM Performance Requirements**

#### **Injection System**

- Frev = 1.89MHz
- Bunch Spacing = 2ns
- Rep Rate = 1Hz

Parameters/ Subsystems	Conditions	Vertical	Horizontal
Injector single bunch single shot	0.05 nC charge	300 µm rms	300 µm rms
	0.50 nC charge	30 µm rms	30 µm rms
Injector multi bunch single shot (80-150 bunches;)	15 nC charge	10 µm rms	10 µm rms

Parameters/ Subsystems			Conditions	*Multipole chamber RF BPM Resolution Requirement		
					Vertical	Horizontal
50 mA to	BPM	Turn by Turn (80% fill)		Data rate = 378 kHz	3 µm rms	5 µm rms
500 mA Stored	Receiver	Assuming no contribution		0.017 Hz to 200 Hz	0.2 µm rms	0.3 µm rms
beam	Electronics	from bunch/ fill effects	pattern	200 Hz to 2000 Hz	0.4 µm rms	0.6 µm rms
resolution – 20% to				1 min to 8 hr drift	0.2 µm rms	0.5 µm rms
100 % duty cycle		Bunch charge/ fill patter effects only		DC to 2000 Hz	0.2 µm rms	0.3 µm rms
	Mechanical m	otion limit at	Vibrations	50 Hz to 2000 Hz	10 nm rms	10 nm rms
	Pick-up electrodes assembly			4 Hz to 50 Hz	25 nm rms	25 nm rms
	(ground & sup)			0.5 Hz to 4 Hz	200 nm rms	200 nm rms
			Thermal	1 min to 8 hr	200 nm peak	500 nm peak

#### Storage Ring

- Frev = 378KHz
- Frf = 499.68MHz



# Initial BPM TbT and FA Resolution Tests

- A single BPM electronics module located in Cell 28 was connected via a combiner/splitter to measure electronics performance independent of beam motion. Buttons are in Cell 28 immediately before first bending magnet
- Storage Ring was filled with a particular fill pattern.. TbT data and FA data records were collected as the beam decayed to measure noise performance as a function of beam current. Scrapers were inserted to speed up of the decay of the beam
- Approximately every 5 seconds, BPM is triggered and raw ADC waveform (2,000pts), TbT waveform (100,000pts) and FA waveform (9000 pts) were collected. The rms value is calculated and recorded.
- Three different fill patterns were used
  - Single Bunch
  - 50 bunches
  - ~60% fill



NATIONAL LABOR



# Single Bunch : TbT and FA Performance

- Single Bunch beam current was limited to 1 mA, which corresponds to about ½ full ADC scale.
  - TBT Resolution at 1mA ~ 12um
  - FA Resolution at 1mA ~ 2um
  - Expect a factor of 6 improvement between TbT and FA resolution because bandwidth is reduced by a factor of 38.





### 50 Bunch : TbT and FA Performance

- 50 bunches, beam current was limited to 1.5 mA, which corresponds to almost full ADC scale.
  - TBT Resolution at 1.5mA ~ 7um
  - FA Resolution at 1.5mA ~ 1.2um





## 60% Fill: TbT and FA Performance

- 60% fill pattern, beam current was limited to an administrative limit of 25 mA, which corresponds to almost full ADC scale.
  - TBT Resolution at 15mA ~ 700nm
  - FA Resolution at 15mA ~ 200 nm
- Above 15mA, BPM peak ADC signals becomes blurred, most likely do to longitudinal instabilities.





# Long Term Drift BPM Data (using Pilot Tone)

- Due to a lack of time, no long term drift studies have been performed with beam yet.
- Tests were performed using integrated Pilot Tone Synthesizer.
  - 10Hz BPM Data was collected from all 180 Storage Ring BPM's for 8 hours along with corresponding temperature sensors on AFE board.
  - RMS value of the 8 hours of data is computed and plotted for X,Y, and 2 temperature sensors on the AFE.
  - Pilot Tone Synthesizer was used to generate CW signal, ADC scale was near ½ full scale
- Data was collected during a major shutdown, so optimal conditions may not have been in place (i.e. tunnel temperature stability)
- For most BPM's the 8 hour drift specification of 0.2um RMS vertical and 0.5um RMS horizontal are met.



BROOKHAVEN SCIENCE ASSOCIATES



Issue with cell 9 and cell 30 temperature controllers

# **Next Generation Zynq DFE**

#### Features:

- Xilinx Zynq 7045 FPGA (LX240T)
  - Uses Avnet Zynq Mini Module
- Hard Dual-Core ARM Cortex A9 processor
  - Linux OS
- Gigabit Ethernet
- 2Gbyte DDR3 SO-DIMM
  - Memory throughput = 6.4 GBytes/sec
- Six 6.6Gbps SFP modules
  - Embedded Event Receiver
  - Fast Orbit Feedback
- Fixed Point DSP Engine
- 1Gbit FLASH memory
- Also used as 'cell controller' processor for Fast Orbit Feedback
- Currently using this DFE for Photon BPM's and cell controller upgrade.

Avnet Zynq Mini Module (Part # AES-MMP-7Z045-G)





# **Conclusions and Future Plans**

- Performance Testing
  - Even though the initial BPM resolution measurement results are very encouraging, to fully verify the compliance with the specs, similar measurements should be repeated at higher currents, as well as with long bunch trains (when stable).
  - When larger amounts of dedicated beam time are provided, long term drift studies should also be performed.
  - Also, plans to study to characterize orbit sensitivity to the fill pattern changes and as well as to the changes of BPM attenuation should be performed.
- Future Hardware/Software Plans
  - As time permits, plan to look more closely at using pilot tone signal to help with long term drift. Other plan is to further investigate thermo-electric cooling to even better control ADC temperature stability.
  - Upgraded DFE module to provide more computational power / better networking performance. Also can move to a more standard operating system such as Linux. Currently using for photon BPM electronics.





Backup





### **Architecture : DFE FPGA**

- FPGA Implemented using a combination of VHDL, Verilog, System Generator (for DSP block) and EDK for Microblaze processor.
  - Digital Signal Processing implementation using Matlab-Simulink Model Based design flow.
- External DDR3 Memory permits long simultaneous storage of different data streams
  - 32 Msamples Raw ADC, 5Msamples TbT data, 5Msamples FA data, 80 Hrs of 10Hz data







# **Architecture : Signal Processing**



# **Architecture : Control System**

- One soft IOC for each cell of BPM's
- 3 different TCP/IP sockets between BPM and IOC
  - 10Hz position and status update
  - Control (Set parameters, etc)
  - Waveform records (ADC, TbT, FA)
- Microblaze application uses XilKernel OS and LWIP TCP/IP stack
  - Very limited TCP/IP performance ~2MBytes/sec throughput





