

The Hardware Implementation of the CERN SPS Ultrafast Feedback Processor Demonstrator

J. E. Dusatko[#], J. M. Cesaratto, J. D. Fox, J. Olsen, C. H. Rivetta (SLAC National Accelerator Laboratory, Menlo Park CA USA)

W. Hofle, (CERN, Geneva Switzerland)

jedu@slac.stanford.edu

Abstract

An ultrafast 4GSa/s transverse feedback processor has been developed for proofof-concept studies of feedback control of e-cloud driven and transverse mode coupled intra-bunch instabilities in the CERN SPS. This system consists of a highspeed ADC on the front end and equally fast DAC on the back end. All control and signal processing is implemented in FPGA logic. This system is capable of taking up to 16 sample slices across a single SPS bunch and processing each slice individually within a reconfigurable signal processor. This demonstrator system is a rapidly developed prototype, consisting of both commercial and custom-design components. It can stabilize the motion of a single particle bunch using closed loop feedback. The system can also run open loop as a high-speed arbitrary waveform generator and contains diagnostic features including a special ADC snapshot capture memory. This paper describes the overall system, the feedback processor and focuses on the hardware architecture, design and implementation.

Full System Overview







Introduction and Background

Introduction:

► High Intensity LHC beam in known to cause transverse instabilities driven by the electron cloud effect and Transverse Mode Coupled Instabilities (TMCI) in the SPS.

► A research and development effort has been undertaken between CERN and SLAC under the auspices of the US LHC Accelerator Research Program (LARP) to develop techniques for controlling these using feedback.

► Goal: Achieve feedback control of intra-bunch instabilities

Previous Work:

► Simulation and modeling effort based on numerical models and measurements of driven beam motion

► A special Excitation System, essentially a 4GSa/s arbitrary waveform generator, was developed to drive the beam with timedomain stimulus signals:





The Feedback Processor





• The Feedback Processor is a rapidly developed prototype, implemented using a mixture of commercial and custom-designed hardware. The entire system was designed, constructed and delivered to CERN in less than10

Commercial FPGA Motherboard









Custom High-Speed DAC Daughterboard



ADC Eval Board (1 of 2)

Measurements made using this Excitation system produced results that were fed back to the numerical models, increasing accuracy and deepening our understanding of the system dynamics



Block Diagram of Excitation System

Measurements from the Excitation System



Barycentric Driven Motion



Head-Tail Driven Motion



months • The design is modular, based around a commercial FPGA motherboard, with a custom-designed DAC daughterboard plus two commercial ADC evaluation boards. The ADC boards connect to the motherboard using a custom high-speed cable assembly, developed commercially (Samtec Corp). This design approach allowed us to quickly develop a solution within the confines of limited time and engineering resources. • The custom DAC daughterboard contains the high-speed DAC, clocking circuits, trigger circuitry, general purpose analog and digital I/O and a USB 2.0 interface. • The DAC is a Maxim Semi MAX19693 device (12-bit, 4GSa/s device used in 8-bit mode). The ADC is a MAX109 device (8-bits, 2GSa/s), two ADCs are used in interleaved mode to achieve the effective 4GSa/s rate. We used two MAX109 EVM evaluation boards to implement the ADC subsystem. • All signal processing is implemented in the motherboard Xilinx Virtex-6, XC6VHX565T FPGA. The present design implements a bank of 16, 16-tap FIR filters. The filters are bandpass type, centered at the betatron frequency. The FIR Filters follow the relation: $\mathbf{y}(\mathbf{n}) = \sum h(k) \mathbf{x}(n-k)$

Diagnostic features include a special ADC snapshot memory that allows us to selectively capture up to 65536 turns of pre-processed ADC data and save for later analysis. • Feedback Processor can also operate as an excitation driver (arbitrary waveform generator) as well. • All processing takes place on edges of the SPS RF clock. Acquisition, processing and output operations are sequenced from the SPS Injection and Bunch 1 marker signals.

System Software

MATLAB Applications Developed for our System.

Figure 2: Feedback FIR Filter - Settings ile Edit View Insert Tools Desktop Window Help FIR transfer function Bank # * FIR Filter Parameter Transfer function for a 5 TAP FIR Filte # Taps 5 Fractional Tune .175 Phase 70 Gain 1 Switch Configurations Switching time Turnsl 8000 B2->B1->B2 Switch duration Turnsl 3000 B1->B2->B1 0 0.1 0.2 0.3 0.4 0.5 Fune = 0.175, Mag = -0.19609 dB, phase = 92.1759 deg Save Configuration FIR Bank #) FIR Bank # 0.2 0.3 0.4 Up-date Save



Select Target

FIR Filter Designer Tool: Creates the filter coefficients

System Software:

The system control and data transfer software is GUI based and developed in Microsoft Visual Basic 2010. The GUIs interface with the system over USB using driver calls. A suite of offline MATLABbased applications have been developed to facilitate configuration of the feedback mode, generation of excitation data files, design of the FIR filters, and analysis and display of the ADC snapshot data. Transfer between Visual Basic and MATLAB is done using text based configuration and data files, generated automatically by the SW. The Software runs on a Windows 7 PC. All USB I/O uses Windows driver calls. Additional off-line Matlab tools have been developed for data analysis and simulation.



(7) SUB-HDR-170288-0

Custom High-Speed ADC cable assembly: mates ADC eval boards to FPGA motherboard

System Chassis: all boards, cabling, cooling & power supply are packaged inside





Signals Captured using the ADC snapshot memory: Left plot is the bunch sampled over 40 turns. Note the Gaussian signal shape and the motion in the bunch. The right plot shows the feedback system DAC output, note the feedback in action: the drive signal is increased based on the motion of the beam. All 16 samples are plotted in each case.

Results and Operational Experience:

MD measurements were made at the SPS between Nov-2012 and Feb-2013. A large amount of data was collected. Preliminary results indicate that we were successfully able to control mode 0 instabilities with feedback. Higher order modes were also observed. See talk this conference, TUBL2.



ADC SFDR Test: Single 100MHz tone is injected into the ADC (bypassing the AFE). We find the SFDR to be around 54dB (datasheet shows 61dB).

ADC Performance (FB Gain of 8)		
	Counts	Micron
ADC Quantization Noise Floor	0.47	6.64
No Beam Receiver Chain Noise Floor	0.76	10.73
Controlled Beam Motion Floor	1.5	23
Max Motion Before Saturation	32	480

Noise Performance Table

Edit View Insert Tools Desktop Window Help

Excitation Signal Designer Tool: Creates drive waveforms

SPS Proton Distribution



RF Power Amplifiers in SPS Tunnel

Excitation Waveform Generator Boards



SPS Stripline Kicker Structure

The above work has enabled us to proceed to the next step: A single-bunch Feedback Demonstrator System

SR's					
5.5			SPSFeedback_Jan-20-2013-	457.cfg Configuration File Name	Coefficient Sets
R1	CSR2	CSR3	DSP/FIR Control		Coefficient Date : Jan-20-2013-457
Record Rupping	Missed Educin	DAC Modulation	Not Saturated		Coefficient Set 1
Play Pack Pupping		C Modulation	ADC Reset	6 Shift Gain 2	00 1
Play Back Halted		C No Modulation		5 0.001	02 0
		DAC Calibrate	Swap	Shift Gain 1	03 0
Memory Mode			Swap Enable		05 0
C Play	Running	C. 16 Data Clock Orcle	Channel ON	10 Swap Tums	06 0
• Record	Fiducial Delay	No Delay		20	07 0
	Injection Delay		Coefficient Load	Swap Wait	09 0
ADC Memory Enable	SW Trigger	DAC Clock Divide	Select		10 0
Test Enable		DDR Rate	Set 2		12 0
Excite Enable	Excite Re-Trigger Mode	C QDR Rate	Jel Z		13 0
Feedback Enable	C Re-Ingger		O Set 1		15 0
Mode Contrast P	ver single	FPGA DAC Clock Source			Confficient Col 2
		MAX 19693 DATACLK			
C Excite	22 Sample	C External (J4)	Coefficient Set		01 2
 Feedback 	C 16 Sample		Select		02 3
DAC Paret			Set 2		04 5
DSP Reset			Set 1		05 6
	0 Fiducial Error Count		0.000		07 0
ADC Front End Reset	ridddar Eror Count				08 0
System Reset			0005		10 0
0210	1001	0003	CUUU		11 0
					13 0

FIR Setup GUI Visual Basic System Control GUIs



confirms feedback possible with the very small kick strength of ~1 kV [transverse]

W. Hofle, CERN



2013 International Beam Instrumentation Conference, Oxford UK

Work supported by the U.S. Department of Energy under contract DE-AC02-76SF00515 and the US LHC Accelerator Research program (LARP)