FPGA Based Digital Signal Processing – Applications & Techniques

> Nathan Eddy Fermilab BIW12 Tutorial



Digital Signal Processing Basics

Modern FPGA Overview

Instrumentation Examples

Nathan Eddy

Fermilab

Advantages of Digital Signal Processing (DSP)

- NO DRIFT due to temperature or age
- ACCURACY defined by number of bits
- PREDICTABILITY from simulation
- PERFORMANCE
 - □ Linear Phase Response possible
 - Adaptability in terms of resources
- PRODUCTION identical units, no tuning
- FLEXIBILITY via firmware modifications
- DYNAMIC RANGE

For Beam Instrumentation

Need to work with analog input signals

- Beam pickups, Schottky detectors, Torroids, etc
- Requires Analog to Digital Converters (ADCs)
- Need to produce analog output signals
 To act on the beam RF, kick signals, etc
 Require Digital to Analog Converters (DACs)
- The effectiveness of FPGA solutions is largely dominated by the performance of the converters

Practical Limitations of Sampling

- Common sources of sampling error
 - Aliasing
 - Quantization
 - Sample Clock Jitter
- Can be characterized by their impact on the Signal to Noise Ratio (SNR) of the sampled signal
 - $\Box SNR \sim log(S_a/N_a)$
 - Typically expressed in decibels (*db*)

Discrete Time Sampling

• $S_i = S(t)^* \delta'(t)$ where $\delta'(t) = \Sigma \delta(t-nT)$



- The sequence S_i is the sampled version of S(t)
- The sampling frequency F_s is 1/T

Sampling Theorem

For ideal reconstruction F_s > 2B where B is the highest frequency in the signal of interest



Nathan Eddy

Aliasing

Signals at frequencies larger *F_s*/2 than will "alias" into the first Nyquist band





Undersampling makes use of this effect

Quantization

Results in signal noise



SNR_{db} = 1.76 + 6.02N, N=number of bits



Gain SNR_{db} = 10log(R) where R=F_s/2B

- F_s is the sampling Frequency
- □ **B** is signal bandwidth
- Also relaxes the requirements on the antialiasing analog filter

Sampling Clock Jitter

- Another source of signal noise
 - Proportional to maximum signal frequency, f_{max}
 - RMS sampling clock jitter, T_a



- $SNR_{db} = 20log(1/(2\pi f_{max}T_a))$
- A significant effect for undersampling applications

Theoretical SNR Comparison



The Z domain

A sampled sequence, x(n) can be represented

$$X(z) = \sum_{n=0}^{\infty} x(n) z^{-n}$$

- Where z⁻¹ is the unit delay related to the sample period (T)
- X(z) is the z-transform of x(n)

Difference Eq & Transfer Function

 A constant coefficient difference equation is a recursive relationship where-by the output of a discrete time system can be calculated using a combination of past output values and past and present input values

$$\sum_{k=0}^{N} a_k y[n-k] = \sum_{k=0}^{M} b_k x[n-k]$$

Gives z-domain transfer function, *H(z)*

$$H(z) = \frac{Y(z)}{X(z)} = \frac{\sum_{k=0}^{N} b_{k} z^{-k}}{\sum_{k=0}^{N} a_{k} z^{-k}}$$

Digital filters are specified by *a,b* coefficients

Infinite Impulse Response (IIR) Filter

- Feedback provides infinite impulse response
 - □ a_n non-zero for n≥1
- Properties
 - Very efficient
 - Non-linear Phase
 - Can be unstable



Finite Impulse Response (FIR) Filter

Nth Order FIR filter



- Just the feedforward block
 - □ *a₀*=1, all others zero
- Has linear phase if coefficients are symmetric
 - That is $\{b_0, ..., b_N\} = \{b_N, ..., b_0\}$
 - No analog equivalent



- For an Nth Order CIC Filter, the transfer function is $H(z) = \frac{(1-z^{-RM})^{N}}{(1+z^{-1})^{N}} = \sum_{k=0}^{RM-1} z^{-k} N^{k}$
 - Equivalent to N FIR filters with unit coefficients -> symmetric
 - Linear Phase even though it has infinite response filter sections
- Used as very efficient way to filter and change rate
 - Can be used as Interpolation filter by reversing I & C sections

Quadrature Signals, I & Q

Complex signal representation



In-Phase (real) & Quadrature (imaginary)
 I(t) = *A(t)cos(φ(t)) Q(t)* = *A(t)sin(φ(t))*



- Multiply a signal X by sin(2πf) & cos(2πf) where f is the the down-conversion frequency
 - □ Shifts the spectral components of **X** down in frequency by **f**
- Commonly followed by decimating low pass filter
 - Remove sum frequency components
 - Process narrow bandwidth signals at lower rate in baseband

Discrete Fourier Transform (DFT)

Discrete Fourier Transform of length N

$$X(k) = \sum_{n=0}^{N-1} x(n) [\cos(2\pi nk/N) + i \sin(2\pi nk/N)]$$

- X(k) determines the complex signal contribution of the frequency in the composition of x(n)
- Phase or direction (forward, inverse) given by the sign of the imaginary term

Fast Fourier Transform (FFT)

- Works as a bank of band-pass filters
 - The output magnitude from each filter is proportional to the input energy in each band
- An **N** point DFT requires **N**² operations
- Can compute the N point DFT as two N/2 point DFTs
 - Extrapolate to the limit where *N* is a power of 2 for an *N* point FFT
- An N point FFT requires N/2log₂(N) operations
- Note, FFT are almost always implemented as a power of 2 but can be any prime factor

Outline

Digital Signal Processing Basics

Modern FPGA Overview

Instrumentation Examples

Nathan Eddy

Fermilab

FPGA Advantages for DSP

- Parallel processing power (Speed)
 - Able to consume large quantities of data
 - Alleviate bandwidth bottlenecks in front-ends
- Pipeline architecture
 - Efficient digital filter implementation
 - Perform operations under strict timing (latency) control
- Dedicated DSP (multiplier) blocks
- Flexibility
 - Clocking synchronous with accelerator
 - Easy integration with ADCs and DACs
 - Easy to modify algorithms and functionality

High End FPGA Architecture



Flexible I/O Options

- Dedicated hardware support for almost all standard I/O protocols
- Transceivers with equalization for fast differential serial I/O
 - PCI Express, RapidIO, etc
 - Support for over 20GBps links!
- External memory interface support
 DDR, DDR2, DDR3
- Speed and quantity of available I/O -> \$\$

Clock Domains and Distribution Networks

- Multiple PLLs and DLLs for sophisticated clock management
 - Support for run-time reconfiguration
 - Fractional PLLs for arbitrary clock synthesis
- Dedicated global and regional clock distribution networks
 - Support high rate synchronous design
 - Support parallel & pipelined design







Synchronous Design - Pipelining

- Reliable designs require synchronous design principles
 - Increase speed and bandwidth
 - Trade resources and latency
- Simple Delay Pipeline



Digital Signal Processing (DSP) Blocks

Based upon dedicated multiplier blocks



- Provide efficient flexibility and power
 - Fully customize, dedicated support for FIRs, FFT, etc to optimize for speed and efficiency
- Modern blocks provide capability for 32 or 64 bit floating point operations

Integer Representation

2s Complement **N** Bit representation



- Positive numbers just simple binary representation
- Negative numbers are binary number that when added to a positive number of the same magnitude equals zero
- Convenient Properties
 - Simple arithmetic addition & subtraction the same



Fixed Point Signal Processing

- Bit widths double on each multiply!
- Need to control bit widths for efficient resource use
 - Truncation or Rounding
 - Saturation or Roll-over
- Fixed Point N Bit Representation



Can facilitate keeping track of bit widths

Floating Point Representation

IEEE-754 Standard Followed

Sign Bit Exponent Mantissa

- 32 bit Single Precision
 - 8 bit Exponent & 23 bit Mantissa
- 64 bit Double Precision
 - 11 bit Exponent & 52 bit Mantissa
- Single-Extended Precision
 - Exponent and Mantissa widths are not fixed
 - Minimum 11 Exponent Bits (Exponent<Mantissa)
 - Minimum 31Mantissa Bits
 - Total Bits at least 43 up to 64

Running Average Example

Can implement an *N* sample running average as an FIR with *N* taps with coefficients of *1/N*



Can be efficiently implemented using two accumulators and a delay line



Intellectual Property (IP) Cores

- Functional cores which can be used to greatly speed up and simplify the design process
- Each FPGA manufacturer provides cores for all basic components
 - PLLs, RAM, FIFOs, Flip-Flops, etc
 - Accumulators, Add, Sub, Multiply, Divide, etc
 - Take advantage of chip resources
- Advanced cores available for almost any task
 Simple implementation via GUI parametrization

Embedded Systems

- Hard Core Embedded processor is a dedicated physical component of the chip, separate from the programmable logic
 - 2-4 times faster than Soft Core
 - More efficient if you need a processor
- Soft Core Embedded processor is built out of the programmable logic on the chip
 - A 32 bit RISC processor uses about few percent of total resources
 - Have option to re-allocate resources if processor not needed

Hard Core Resource Allocation



Soft Core Resource Allocation



Nathan Eddy

System On a Programmable Chip (SOPC)

- A wide variety of design tools and options available
 - Pure HDL entry still possible
- Focus upon developing System On a Programmable Chip
 - Aim to simplify the design process as chip architectures become more complicated
- Tightly couple design and simulation at all levels

Outline

Digital Signal Processing Basics

Modern FPGA Overview

Instrumentation Examples

Nathan Eddy

Fermilab

Fermilab Booster Digital Damper



Digital Damper Board



Firmware Overview



- Design operates synchronous with Booster RF sweeping from 37MHz to 53MHz
- Provides bucket by bucket damping on all 84 Booster bunches

ADC Input clocked at 4*RF



ADC clock is shifted to provide ideal sampling
 FIFO used to shift data from ADC clock to internal clock

RF Reference PLL

Use one of the Enhanced PLLs

- Dedicated clock pin for RF Reference
- Directly connected to clock output pins for each ADC clock
- Real-time reconfigurability
 - Use to adjust phase of ADC clock in 15° increments (~200ps @ 50Mhz)
- Instantiated with parametrized IP

PLL Instantiation

altpll		About Documentation
1 Parameter 2 PLL 3 Output Settings Reconfiguration Clocks	EDA S Summary	
General/Modes Inputs/Lock Bandwidth/SS	Clock switchover	
pll_rfclock1	Currently selected <u>d</u> evice fa	mily: Stratix II
inclk0 areset Operation Mode: No Compensation	CQAble to implement in Enhanced PLL	
Scancik PLL Type: Enhanced PLL scanread Cik Ratio Ph (dg) DC (%) scanverte -0 1/1 0.00 50.00 o1 4/1 0.00 50.00 c2 2/1 0.00 50.00 c3 6/1 0.00 50.00 c4 4/1 0.00 50.00 c5 4/1 0.00 50.00	c2 General c4 Target this configuration for migration to the HardCopy II device family scandataout Which device speed grade will you be using? locked Use military temperature range devices only What is the frequency of the inclock0 input? Stratix II Set up PLL in LVDS mode	Any V 5 V 45.00 MHz V re: Not Available V Mbps
	PLL type Which PLL type will you be using? Fast PLL Enhanced PLL	
	○ Select the PLL type automatically	
	Operation mode	
	How will the PLL outputs be generated?	
	Ose the recouged path inside the FLL O In Normal Mode O In Source-Synchronous Compensation Mode	
	Connect the (browning port (hidrentional)	
	With no compensation	
	O Create an 'fbin' input for an external feedback (<u>E</u> xterna	l Feedback Mode)
	Which output clock will be compensated for?	c0 🗸
	Carcel	
	Cancel	

PLL Instantiation

4	ALTPLL			About Documentatio
1 Parameter Settings clk c0 > clk c	Image: PLL generation Image: Seconfiguration Reconfiguration Clocks clk c2 clk c3 Clk c4	4 EDA	5 Summary	
incik0 areset scancik scanwrite scanwrite scandata	pll_rfclock1 inclk0 frequency: 45.000 MHz Operation Mode: No Compensation PLL Type: Enhanced PLL Clk Ratio Ph (dg) DC (%) c0 11/1 0.00 50.00 c1 4/1 0.00 50.00 c2 2/1 0.00 50.00 c3 6/1 0.00 50.00 c4 4/1 0.00 50.00 c5 4/1 0.00 50.00	c0 c1 c2 c3 c4 c5 scandataout scandone locked	c0 - Core/External Output Clock Able to implement in Enhanced PLL ✓ Use this clock Clock Tap Settings Enter output clock frequency: Enter output clock parameters: Clock <u>m</u> ultiplication factor Clock <u>d</u> ivision factor Clock <u>d</u> ivision factor Clock <u>d</u> uty cycle (%) <u>More Details >></u>	Requested settings Actual settings 100.0000000 MHz 1 1 1 1 0.00 deg 0.00 50.00 50.00
				Per Clock Feasibility Indicators

LVDS Receiver

- Instantiated with parametrized IP
- Able to take full advantage of built in RX blocks
 - Dynamic Phase Alignment circuitry
 - Automatically de-serialize data from 4*RF rate to 4 time multi-plexed samples at RF rate
- No need to worry about timing constraints!

LVDS Receiver IP

	JA [3] Summary			
<u>seneral</u> Frequenc	y/PLL settings > Received	rx_out[470]	Currently selected device family	n: Stratix II ☑ Match project/defau
pll_areset rx_cda_reset[110]	LVDS Receiver 12 channels, x4 212.00 MHz I/P data rate=212.00 Outolk Freq = 53.00 ign[110]	rx_locked	This module acts as an LVDS transmitter Implement Serializer/Deserializer circuitry in log The receiver starts capturing the LVDS stream	LVDS receiver ic cells at the fast clock edge. This is
		Stratix II	intended for slow speeds and byte alignment r SERDES implementation. Enable Dynamic Phase Alignment mode (receiv What is the number of channels?	nay be different from the hard er only) 12 v channel
			What is the deserialization factor?	4

LVDS Receiver IP

is the input data rate? is the input clock rate by clock freguency clock geriod a shared PLL(s) for receivers and transmitters a 'gll_areset' input port a 'rx_pll_engble' input port
is the input data rate? I Mbps cify the input clock rate by clock freguency 212.00 MHz clock geriod 4.717 ms a shared PLL(s) for receivers and transmitters a 'gll_areset' input port a 'rx_pll_engble' input port
e 'rx_locked' output port s the clock resource used Auto selection outclock'? s the phase alignment of 'rx_in' uspect to the rising edge of lock'? (in degrees)

LVDS Receiver IP

ALTLVDS	About Documentation
1 Parameter 2 EDA 3 Summary Settings Settings Receiver settings	
Ivds_rx rx_inclock pl_areset 12 channels, x4 12 channel 10 outolk 17 channel_data_align[11.0] Stratix II	 Register outputs Use 'rx_channel_data_align' input port A pulse to this signal causes data alignment circuit to add one bit of latency into serial data stream Use 'rx_cda_reget' input port Resets the data alignment circuitry Use 'rx_cda_max' output port Indicates when the next rx_channel_data_align pulse restores the serial data latency back to 0 After how many pulses does the data alignment circuitry restore the serial data latency back to 0? Align data to the rising edge of clock LVDS input data is aligned at the rising edge of the LVDS clock
Resource Usage 1 clkctrl + 48 reg + 12 stratixii_lvds_receiver + 1 stratixii_pll	Cancel < <u>B</u> ack <u>N</u> ext > Einish

Programmable Delay

- Dual-port RAM to provide programmable delay
 - Offset read & write pointer to requested delay value
 - Reset Read Counter to zero when Write Counter = Delay-1
 - Maximum delay set by the depth of the RAM



Handling Frequency Sweep

- Digital Portion of design is operating locked to the Booster RF and sweeps along with it
- Need to adjust output delay to account for fixed input/output cable & amplifier delays
- Use lookup table to specify output delay



Implementation of "Fine" Delay

Filter produces kick for each RF bucket

Operate DAC at 12*RF clock rate



Can shift data fed to LVDS Transmitter to provide RF/12 delay resolution

Tune Measurement



- Excite single bunch with noise via the damper
 - User programmable excitation, noise or anti-damping
 - Can vary gain and duration of excitation at each measurement point
- Simple State Machine to Control Measurement
 - Up to 64 measurements at selectable time (turn) within the machine cycle
 - Select bunch position to pass to FFT engine
- Measure response of single bunch over 128 turns
 - Instantiate fixed point FFT using commercial IP

Tune Measurement



Nathan Eddy

8 Channel 125MS/s Digitizer



Digital BPM Receiver Firmware



Narrowband (Closed Orbit) Filter



- Digital Down Converter (DDC) Section
 - 32 separate filter paths simultaneously
 - 8 channels, I&Q, 2 frequencies (beam, calibration)
- CIC filters operating in parallel at 71MHz
- Serial FIR filter at 4.2KHz

Numerically Controlled Oscillator (NCO) IP

- Generate Sin & Cos signals at requested frequency
 - Frequency Output = F_{CLK}Phi/2^N

• Frequency Resolution = $F_{CLK}/2^{N}$



NCO IP

Parameterize - NCO



BIW 12

Nathan Eddy

Fermilab

DDC Quantization Error

 Will always have a slight offset between the NCO frequency and the beam frequency



 Easy solution is to offset the NCO frequency to get an integer number of periods in the averaging window

CIC Filter IP

CIC	About Documentation	CIC	Abou: Documentation
Harameter 2 EUA 3 Summary Sattings Input/Cutput Options Input/Cutput Options		Paraneter Settings Ar-Jiteuture Input/Cutuu. Cptions	
Device Family		-Input Options	
Target:	Cyclone II 🗸 🗸	Input dala width:	16 Bito
Filter Specifications Filter type: Number of stages: Differential delay: Rate factor: Variable Rate Factor Options Enable variable rate factor Minimum: 128	Decimator V 5 V 1 V 17001 Maximum: 32000	Output Uptions Full output resolution Output data width Dutput Rounding Options Truncation Convergent rounding Rouncing up Saturation	24 Bits
Multi-channel Options Number of interfaces. Number of channels por interface:	32	Apply Hogenauer pruning across filter stag	jeć
Data Storage Options Imegrator data storage: RAM type of integratur data storage. Differentiator data storage: RAM type of differentiator data storage:	Logic E ement V Auto V Logic E ement V Auto V		

- Commercial IP allows for single instantiation for all 32 CIC filters needed
 - Provides standard serial data output which can be directly interfaced to serial FIR filter

FIR Filter IP



- Provides simple filter design tool or ability to import filter coefficients
- Option to allow modification of coefficients

Nathan Eddy

System Integration Tools

- Streamline system integration and design
 - Connect standard interfaces
 - □ Internal memory, external memory, configuration devices, etc
 - Connect custom interfaces
 - Easy CPU integration
 - Handles addressing & interrupts
 - Even generates drivers for system components!
- Use well defined interfaces
 - Generates all logic for system interconnects!
 - Handles all the timing clock domains, multiplexing, etc
 - Built in error checking at compile time
- Facilitates implementing re-usable HDL blocks and group design methodologies

System Integration Tool Example

ect New component dcc_dma Justom Instruction Modules			osc_cik Ext adc_cik Ext ddr2_syscik dd ddr2_auxfull dd	temal 50.0 temal 125.0 Ir 2.s 75.0 Ir 2.a 150.0	System Clocks			~
nterfaces	Use	Connections Nar	ne		Description	Clock	Base	IEQ
ADC_Interface dac_controller Mode_controller Secontroller			cpu instruction_master cata_master jtag_debug_module		Nios II Processor Avalon Memory Mapped Master Avalon Memory Mapped Master Avalon Memory Mapped Slave	[clk] ddr2_sysclk [clk] [clk]	IRQ 0	5
vme interface		$ \searrow $	cpu_bridge		Avalon-MM Pipeine Bridge	ddr2_syscik	ê 0x00000000	
VXS controler		E .	epcs_controller		EPCS Serial Flash Controller	ddr2_syscik	ê 0x00000830	
emories and Memory Controllers			ram		On-Chip Memory (RAM or ROM)	[clk']		
		$ \longrightarrow $	s1		Avalon Nemory Mapped Slave	ddr2_syscik	0x00020000	
External Memory Interfaces			cpu_vme_ram		On-Chip Memory (RAM or ROM)	[clk']		
-Memory Interfaces		$\searrow \longrightarrow$	s1		Avalon Nemory Mapped Slave	ddr2_syscik	0x00040800	
	V		ddr2		DDR2 SDRAM Controller with ALTMEMPHY	osc_clk		
DDR2 32MyE		\searrow	s1		Avalon Memory Mapped Slave	ddr2_sysck	■ 0x1000000	
inherals			cpu_io_bridge		Avalon-MM Pipeine Bridge	ddr2_syscik	0x00040000	
4		E :	sysid		System ID Peripheral	ddr2_syscik	i 0x00000000	
alon Verification Suite			itag_uart 🔽	ncian	JTAG UART	ddr2_syscik	a 0x0000040	≻-fī
ides and Adapters	Image: A start of the start		vme DC	53IYI I	vme_interface			
ua Componente		$ \rightarrow$	8VS	Ŭ	Avalon Memory Mapped Slave	ddr2_syscik	a 0x0000080	<u>—</u> 2
tal Signal Processing			svm 🕜	nmne	Avalon Nemory Mapped Master	[clock]		T
utace Protocols			adc U	лпрэ	AC_Interface	14 H		1
acu Comroperte			eso_adc_data		Avalon Streaming Source	adc_clk		
voties and Memory Controllery			evs		Avalon Nemory Mapped Slave	ddr2_syscik	🙀 0x00000a0	
External Memory Interfaces			adc_dma_4ch		adc_dma	[sys_clock]		
B-Memory Interfaces			esi_adc		Avalon Streaming Sink	adc_clk		
Memory Models		\rightarrow	εvs		Avalon Nemory Mapped Slave	ddr2_syscik	0x00000b0	–-al
Pattern Generators			εvm		Avalon Nemory Mapped Master	ddr2_syscik		T
-On-Chin		8	dac		dac_controller	[asi_clk]		
SDRAM		\rightarrow	esi		Avalon Streaming Sink	adc clk		
lin Composents		8	dac_dma_4ch		dac_dma	[sys_clock]		
inhorala		\checkmark	880		Avalon Streaming Source	adc clk		
		ý.	εvm		Avalon Nemory Mapped Master	ddr2_syscik		
ccssor Additions		\rightarrow	εvs		Avaion Memory Mapped Slave	ddr2 syscik	a 0x00000120	<u>_</u> 9
cessors			SYNC		SYNC_controller	adc_clk		
3		\rightarrow	8VS		Avalon Memory Mapped Slave	ddr2 syscik	*** 0x00000c0	-6
eo and Image Processing	Image: A start of the start		Mode		Mode_controller	adc_clk		
co di la l'ingo i l'oscolorig		\rightarrow	8VS		Avaion Memory Mapped Slave	ddr2 syscik	*** 0x00000100	≻-2
mnonent		E 1	vxs		VXS_controller	ddr2_syscik	a 0x00000140	
nponent		Œ	pio_cdce62005		PID (Parallel I/O)	ddr2_syscik	ia 0x00000200	
			spi_cdce62005		SPI (3 Wre Serial)	ddr2_syscik	ia 0x00000300	≻–6
ibrary		(±	spi_ads62p49		SPI (3 Wire Serial)	ddr2_syscik	i 0x00000400	<u>→</u> 3
			spi_dac3283		SPI (3 Wire Serial)	ddr2_syscik	i 0x00000500	<u> </u>
		±	sys_timer		Interval Timer	ddr2_sysclk	ii 0x00000600	

System Integration Tool Example

New component dac_dma Custom Instruction Modules Interfaces dac_controller dac_controller dac_controller VMS_controller VMS_CONCORES <p< th=""><th>adc_cik External 125.0 ddr2_syscik ddr2_s ddr2_aurfull ddr2.s ddr2_aurfull ddr2.s instructior_master dda_master dda_master dda_master dda_master dda_master dda_master dda_master isfue epcs_controller B cpu bridge Cpu Joridge s1 Cpu obridge s1 Cpu io bridge sysid B itag uart Cyro wro</th><th>Description Nics II Processor Avaion Memory Mapped Master Avaion Memory Mapped Master Avaion Memory Mapped Master Avaion Memory Mapped Slave Avaion-MM Pipeline Bridge EPCS Serial Flash Controller On-Chip Memory (RAM or ROM) Avaion Memory Mapped Slave On-Chip Memory (RAM or ROM) Avaion Memory Mapped Slave DDR2 SDRAM Controller with ALTMEMPHY Avaion Memory Mapped Slave DDR1 SDRAM Controller with ALTMEMPHY Avaion Memory Mapped Slave DJDR2 SDRAM Controller with ALTMEMPHY Avaion Memory Mapped Slave JDR3 URART JTAG UART vne_Interface</th><th>Clock [cik] ddr2_sysclk [cik] [cik] [cik] ddr2_sysclk [cik1] ddr2_sysclk [cik1] ddr2_sysclk osc cik ddr2_sysclk ddr2_sysclk ddr2_sysclk ddr2_sysclk</th><th>Base IRQ 0 ▲ 0x00000000 ▲ 0x00000000 ▲ 0x00000000 ■ 0x000000000 ■ 0x000000000 ■ 0x00040800 ■ 0x000400000 ■ 0x000400000 ■ 0x000400000</th></p<>	adc_cik External 125.0 ddr2_syscik ddr2_s ddr2_aurfull ddr2.s ddr2_aurfull ddr2.s instructior_master dda_master dda_master dda_master dda_master dda_master dda_master dda_master isfue epcs_controller B cpu bridge Cpu Joridge s1 Cpu obridge s1 Cpu io bridge sysid B itag uart Cyro wro	Description Nics II Processor Avaion Memory Mapped Master Avaion Memory Mapped Master Avaion Memory Mapped Master Avaion Memory Mapped Slave Avaion-MM Pipeline Bridge EPCS Serial Flash Controller On-Chip Memory (RAM or ROM) Avaion Memory Mapped Slave On-Chip Memory (RAM or ROM) Avaion Memory Mapped Slave DDR2 SDRAM Controller with ALTMEMPHY Avaion Memory Mapped Slave DDR1 SDRAM Controller with ALTMEMPHY Avaion Memory Mapped Slave DJDR2 SDRAM Controller with ALTMEMPHY Avaion Memory Mapped Slave JDR3 URART JTAG UART vne_Interface	Clock [cik] ddr2_sysclk [cik] [cik] [cik] ddr2_sysclk [cik1] ddr2_sysclk [cik1] ddr2_sysclk osc cik ddr2_sysclk ddr2_sysclk ddr2_sysclk ddr2_sysclk	Base IRQ 0 ▲ 0x00000000 ▲ 0x00000000 ▲ 0x00000000 ■ 0x000000000 ■ 0x000000000 ■ 0x00040800 ■ 0x000400000 ■ 0x000400000 ■ 0x000400000
 dac_dma Custem instruction Modules Interfaces adc_dma ADC_Interfaces dac_controller Mode_controller SPlcontroller VXS_controller VXS_controller VXS_controller VXS_controller DDR2 DDR2 DDR2_32Mxt DDR2 DDR2_32Mxt DDR2 DDR2_32Mxt DDR2 DDR2_32Mxt V Controller Memory Interfaces Memory Interfaces Memory Interfaces Memory Interfaces Memory Interfaces Memory Interfaces Memory Models Patern Generators Conchip SSRAM Meritr Components Processor Additions Proces	ddr 2_ssystik ddr 2_s /5 ddr 2_auxfull ddr 2.s /5 is Name issituation_master issituation_master issituation_master istag_debug_module isges_controller isges_controller issituation_master istag_debug_module	Description Nips II Processor Avalon Nemory Mapped Master Avalon Nemory Mapped Master Avalon Memory Mapped Slave Avalon-MM Pipeline Bridge EPCS Serial Flash Controller On-Chip Memory (RAM or RCM) Avalon Memory (RAM or RCM) Avalon Memory (RAM or RCM) Avalon Memory Mapped Slave On-Chip Memory (RAM or RCM) Avalon Memory Mapped Slave DDR2 SCRAM Controller with ALTMEMPHY Avalon Memory Mapped Slave DDR2 SCRAM Controller with ALTMEMPHY Avalon Memory Mapped Slave DDR2 SCRAM Controller with ALTMEMPHY Avalon June Peripheral JTAQ UART yrne_interface	Clock [clk] ddr2_sysclk [clk] [clk] ddr2_sysclk ddr2_sysclk [clk1] ddr2_sysclk [clk1] ddr2_sysclk osc clk ddr2_sysclk ddr2_sysclk ddr2_sysclk ddr2_sysclk	Base IRQ IRQ 0 0x000000000 0x000000000 0x0000000000 0x000000000 0x00000000000 0x00000000000000000000000000000000000
Custom Instruction Modules Interfaces	Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Image: Second construction Imag	Description Nips II Processor Avaion Nemory Mapped Master Avaion Nemory Mapped Master Avaion Nemory Mapped Slave Avaion-MMP Pipeline Bridge EPCS Serial Flash Controller On-Chip Memory (RAW or ROM) Avaion Memory Mapped Slave On-Chip Memory (RAW or ROM) Avaion Memory Mapped Slave On-Chip Memory (RAW or ROM) Avaion Memory Mapped Slave DPR2 SCRAM Controller with ALTMEMPHY Avaion Memory Mapped Slave DPR2 SCRAM Controller with ALTMEMPHY Avaion Memory Mapped Slave JDPQ SURAM Controller with ALTMEMPHY Avaion Memory Mapped Slave JJAQ UART JTAQ UART vne_interface	Clock [clk] ddr2_sysclk [clk] [clk] ddr2_sysclk ddr2_sysclk [clk1] ddr2_sysclk [clk1] ddr2_sysclk osc clk ddr2_sysclk ddr2_sysclk ddr2_sysclk ddr2_sysclk ddr2_sysclk	Ease IRQ IRQ 0 ▲ 0x00000000 ▲ 0x00000000 ▲ 0x00000000 ■ 0x000020000 ■ 0x00040000 ■ 0x00040000 ■ 0x00040000 ■ 0x00040000 ■ 0x00000000
Interfaces	Name Image: cpu instructior_master data_master data_maste	Description Nics II Processor Avaion Memory Mapped Master Avaion Memory Mapped Master Avaion Memory Mapped Slave Avaion Memory Mapped Slave Avaion-MM Pipeline Bridge EPCS Serial Flash Controller On-Chip Memory (RAM or ROM) Avaion Memory (RAM or ROM) Avaion Memory (RAM or ROM) Avaion Memory Mapped Slave DDR2 SERAM Controller with ALTMEMPHY Avaion Memory Mapped Slave DDR2 SERAM Controller with ALTMEMPHY Avaion Memory Mapped Slave JDR2 URT Avaion Juergeneral JTAG UART Vne_Interface	Clock [clk] ddr2_sysclk [clk] [clk] ddr2_sysclk (clk1] ddr2_sysclk [clk1] ddr2_sysclk [clk1] ddr2_sysclk osc clk ddr2_sysclk ddr2_sysclk ddr2_sysclk ddr2_sysclk	Base IRQ IRQ 0 0 0x000000000 0x00000000 0x000000000 0x00000000 0x000000000 0x00000000 0x000000000 0x00000000 0x000000000 0x00000000 0x000000000 0x00000000000000000000000000000000000
adc_dma adc_cmrater adc_controller adc_controller SPlcontroller SPlcontroller Sv&_controller wemcries and Memory Controller external Memory Interfaces motop Interfaces motop Interfaces memory I	<pre>cpu instructior_master data_master da</pre>	Nics II Processcr Avaion Nemory Mapped Master Avaion Nemory Mapped Master Avaion Nemory Mapped Slave Avaion-NM Pipeline Bridge EPCS Serial Flash Controller On-Chip Memory (RAM or ROM) Avaion Nemory Mapped Slave On-Chip Memory (RAM or ROM) Avaion Nemory Mapped Slave On-Chip Memory (RAM or ROM) Avaion Memory Mapped Slave DDR2 SDRAM Controller with ALTMEMPHY Avaion Memory Mapped Slave DDR2 SDRAM Controller with ALTMEMPHY Avaion Nemory Mapped Slave JTAG UART JTAG UART vne_Interface	[cik] ddr2_syscik [cik] [cik] ddr2_syscik ddr2_syscik [cik1] ddr2_syscik [cik1] ddr2_syscik osc cik ddr2_syscik ddr2_syscik ddr2_syscik ddr2_syscik	IRQ 0 A 0x00000000 A 0x00000000 Ox000000800 Ox00020000 Ox00020000 Ox00040800 Ox00040800 Ox000400000 Ox000400000 Ox00000000
ADC_Interface dac_controller dac_controller dac_controller SPlcontroller vvme_interface VXS_controller expos64_controller expos64_controller DDR2 DDR2_32Mxt V DDR2 DDR2_32Mxt V DDR2	instructior_master data_master jtag_debug_module is epes_controller ram s1 cup wrme ram s1 ddr2 s1 cup io bridge is sysid is guart wrme avs avs	Avaion Nemory Mapped Master Avaion Nemory Mapped Master Avaion Nemory Mapped Slave Avaion-MM Pipeline Bridge EPCS Serial Flash Controller On-Chip Memory (RAM or ROM) Avaion Nemory (RAM or ROM) Avaion Nemory (RAM or ROM) Avaion Nemory Mapped Slave DDR2 SDRAM Controller with ALTMEMPHY Avaion Nemory Mapped Slave Avaion-MM Pipeline Bridge System ID Peripheral JTAG UART vrne_interface	ddr2_sysclk [clk] [clk] [clk] ddr2_sysclk [clk1] ddr2_sysclk [clk1] ddr2_sysclk osc clk ddr2_sysclk ddr2_sysclk ddr2_sysclk ddr2_sysclk	IRQ 0
	data master jtac_debug_module data master jtac_debug_module ecou_bridge ecou_bridge ecou_bridge ecou wree ram s1 ecou io bridge ecou	Avalon Nemory Mapped Master Avalon Nemory Mapped Slave Avalon-MM Pipeline Bridge EPCS Serial Flash Controller On-Chip Memory (RAM or RCM) Avalon Memory Mapped Slave On-Chip Memory (RAM or RCM) Avalon Memory Mapped Slave DDR2 SCRAM Controller with ALTMEMPHY Avalon Memory Mapped Slave Avalon-MM Pipeline Bridge System ID Peripheral JTAG UART vrne_interface	icik] [cik] [cik] ddr2_syscik [cik1] ddr2_syscik [cik1] ddr2_syscik osc cik ddr2_syscik ddr2_syscik ddr2_syscik ddr2_syscik	IRQ 0
Mode_controller SPlicontroller VXS_controller VXS_controller VXS_controller VXS_controller V Controller DDR2 DDR2_32MxE V V V V V V V V V V V V V	itac_idebug_module itac_ide	Avaion Memory Mapped Slavs Avaion-MM Pipeline Bridge EPCS Serial Flash Controller On-Chip Memory (RAM or ROM) Avaion Memory Mapped Slavs On-Chip Memory (RAM or ROM) Avaion Memory Mapped Slavs DDR2 SCRAM Controller with ALTMEMPHY Avaion Memory Mapped Slavs Avaion-Memory Mapped Slavs System ID Peripheral JTAG UART vne_interface	iciki) iciki) ddr2_sysclk ddr2_sysclk (ciki) ddr2_sysclk iciki) ddr2_sysclk osc cik ddr2_sysclk ddr2_sysclk ddr2_sysclk ddr2_sysclk ddr2_sysclk	
Selicontroller vme_interface vXS_controller encrise and Memory Controller encrise and Memory Interfaces indiges and Adapters belag Components encrises and Memory Controller: External Memory Interfaces indiges and Adapters belag Components encrises and Memory Controller: External Memory Interfaces indiges and Adapters belag Components encrises and Memory Controller: External Memory Interfaces indiges and Adapters belag Components encrises and Memory Interfaces indiges and Adapters belag Components encrises and Memory Interfaces indiges and Adapters belag Components encrises and Memory Interfaces indiges indiges and Adapters belag Components encrises and Memory Interfaces indiges	Image: cpu_bridge Image: cpu_bridge <t< td=""><td>Avalon-MM Pipeline Bridge EPCS Serial Flash Controller On-Chip Memory (RAM or ROM) Avalon Memory Mapped Slavs On-Chip Memory (RAM or ROM) Avalon Memory Mapped Slavs DDR2 SDRAM Controller with ALTMEMPHY Avalon Memory Mapped Slavs Avalon-MM Pipeline Bridge System ID Peripheral JTAG UART vne_Interface</td><td>ddr2_sysclk ddr2_sysclk [clk1] ddr2_sysclk [clk1] ddr2_sysclk osc clk ddr2_sysclk ddr2_sysclk ddr2_sysclk ddr2_sysclk</td><td> ▲ 0x00000003 ▲ 0x00000803 ■ 0x000420000 ■ 0x00040800 ■ 0x10000000 ■ 0x00040000 ■ 0x00040000 ■ 0x00040000 </td></t<>	Avalon-MM Pipeline Bridge EPCS Serial Flash Controller On-Chip Memory (RAM or ROM) Avalon Memory Mapped Slavs On-Chip Memory (RAM or ROM) Avalon Memory Mapped Slavs DDR2 SDRAM Controller with ALTMEMPHY Avalon Memory Mapped Slavs Avalon-MM Pipeline Bridge System ID Peripheral JTAG UART vne_Interface	ddr2_sysclk ddr2_sysclk [clk1] ddr2_sysclk [clk1] ddr2_sysclk osc clk ddr2_sysclk ddr2_sysclk ddr2_sysclk ddr2_sysclk	 ▲ 0x00000003 ▲ 0x00000803 ■ 0x000420000 ■ 0x00040800 ■ 0x10000000 ■ 0x00040000 ■ 0x00040000 ■ 0x00040000
VMS_Interface VXS_controller VXS_controller excision Additions Concepts Controller Controler Controller Controller Controller Controler C	Image: controller Image: controller <t< td=""><td>EPCS Serial Flash Controller On-Chip Memory (RAM or ROM) Avaion Memory Mapped Slave On-Chip Memory (RAM or ROM) Avaion Memory Mapped Slave DDR2 SDRAM Controller with ALTMEMPHY Avaion Memory Mapped Slave Avaion-MM Pipeline Bridge System ID Peripheral JTAG UART vrne_interface</td><td>ddr2_syscik [cik1] ddr2_syscik [cik1] ddr2_syscik osc cik ddr2_syscik ddr2_syscik ddr2_syscik ddr2_syscik</td><td> ▲ 0x0000800 ▲ 0x0000800 ■ 0x0002000 ■ 0x00040800 ■ 0x10000000 ■ 0x00040000 ■ 0x00040000 </td></t<>	EPCS Serial Flash Controller On-Chip Memory (RAM or ROM) Avaion Memory Mapped Slave On-Chip Memory (RAM or ROM) Avaion Memory Mapped Slave DDR2 SDRAM Controller with ALTMEMPHY Avaion Memory Mapped Slave Avaion-MM Pipeline Bridge System ID Peripheral JTAG UART vrne_interface	ddr2_syscik [cik1] ddr2_syscik [cik1] ddr2_syscik osc cik ddr2_syscik ddr2_syscik ddr2_syscik ddr2_syscik	 ▲ 0x0000800 ▲ 0x0000800 ■ 0x0002000 ■ 0x00040800 ■ 0x10000000 ■ 0x00040000 ■ 0x00040000
VS_controller epcs64_controller epcs64_controller Extornal Memory Controller DDR2_32Mxt DDR2_samk portilication Suite dges and Adapters bug Components merries ard Memory Interfaces Memory Interface	s1 c ddr2 s1 c ddr2 s1 c ddr2 s1 c ddr2 s1 c ddr2 s1 c ddr2 s1 c ddr2 s1 c du vme ram c ddr2 s1 c du s1 c du s2 c du s1 c du s2 c du s2	On-Chip Memory (RAM or ROM) Avaion Memory (RAM or ROM) Avaion Memory (RAM or ROM) Avaion Memory (RAM or ROM) DDR2 SDRAM Controller with ALTMEMPHY Avaion Memory Mapped Slave Avaion-MM Pipeline Bridge System ID Peripheral JTAG UART vrne_interface	(cik1) ddr2_syscik jcik11 ddr2_syscik osc cik ddr2_syscik ddr2_syscik ddr2_syscik ddr2_syscik	 0x00020000 0x00040800 0x10000000 0x00040000
Hernery Interfaces Hernery Interfaces DR2 DR2_32Mx6 DR2 DR2_32Mx6 V DR2_3Mx6 V DR2_	s1 cpu vme ram s1 ddr2 s1 cpu io bridge sysid ig quart ig quart wme avs avs	Avaion Memory Mapped Slavs On-Chip Memory (RAW or ROM) Avaion Memory Mapped Slavs DDR2 SCRAM Controller with ALTMEMPHY Avaion Memory Mapped Slavs Avaion-MM Pipeline Bridge System ID Peripheral JTAG UART yne_interface	ddr2_sysclk [clk1] ddr2_sysclk osc clk ddr2_sysclk ddr2_sysclk ddr2_sysclk ddr2_sysclk	
External Memory Interfaces DDR2 DDR2_32MxE DDR2_32MxE DDR2_delta DDR2_32MxE DDR2_add DR2_add DR	C cpu vme ram s1 cpu io bridge s1 cpu io bridge cpu io bridge itag uart vme ave ave ave	On-Chip Memory (RAM or ROM) Avaion Memory Mapped Slave DDR2 SDRAM Controller with ALTMEMPHY Avaion Memory Mapped Slave Avaion-MM Pipeline Bridge System ID Peripheral JTAG UART vne_Interface	iciki) ddr2_syscik osc cik ddr2_syscik ddr2_syscik ddr2_syscik ddr2_syscik	* 0x00440800 * 0x10400000 * 0x00440000 * 0x0040000
External Memory Interfaces Memory Interfaces DDR2 DDR2 DDR2 DDR2 V olcn Verification Suite dges and Adapters tips Granponents tita Signal Processing erface Protocols gacy Components merries and Memory Controllers -External Memory Interfaces Memory Interfaces Memory Interfaces Memory Interfaces Memory Models Pattern Generators -Cn-chip SDRAM rite Components ipherals ccessor Additions cccoorr S V	s1 c ddr2 s1 cpu io bridge cpu sysid cpu id ridge sysid cpu id ridge cpu id ri	Avaion Memory Mapped Slavs DDR2 SDRAM Controller with ALTMEMPHY Avaion Memory Mapped Slavs Avaion-MM Pipeline Bridge System ID Peripheral JTAG UART vne_interface	ddr2_syscik osc clk ddr2_syscik ddr2_syscik ddr2_syscik ddr2_syscik	
DDR2	Image: state stat	DDR2 SDRAM Controller with ALTMEMPHY Avaion Nemory Mapped Slavs Avaion-NM Pipeline Bridge System ID Peripheral JTAG UART vrne_interface	osc cik ddr2_syscik ddr2 syscik ddr2_syscik ddr2_syscik ddr2 syscik	0x10000000 0x00040000 1 0x0000000
DDR2 32Mxc DDR2_32Mxc Poly	s1 c cpu io bridge c sysid c itag uart c vme avs avs	Avaion Memory Mapped Slave Avaion-MM Pipeline Bridge System ID Peripheral JTAG UART vne_interface	ddr2_sysclk ddr2 sysclk ddr2_sysclk ddr2_sysclk ddr2 sysclk	0x1000000 0x00040000 0x0000000
piphorala pipho	Cpu io bridge Sysid Sy	Avalon-NM Pipeline Bridge System ID Peripheral JTAG UART ∨ne_interface	ddr2 syscik ddr2_syscik ddr2_syscik ddr2 syscik	
Jach Verification Suite Jach Verification Suite Jack Verification Suite Jack Signal Processing rrace Protocols Jack Bemory Controller: External Memory Interfaces Performer Models Performer Sonchip Son-Chip		System ID Peripheral JTAG UART vne_interface	ddr2_syscik ddr2 syscik	- 0x0000000
Alen Voritication Suito liges and Adapters wg Components ta Signal Processing rrace Protocols yacy Components mories and Memory Controller: External Memory Interfaces I Memory Models Pattern Generators On-Chip SRAM tir Components ipherals cessor Additions occasore	tiag uart □ vme avs avs	JTAG UART vne_interface	ddr2 syscik	
and Portindution Suite leges and Adapters wg Components ta Signal Processing rrace Protocols acy Components incries and Memory Interfaces	ave	vne_interface		0x0000040
ges and Audapters ta Signal Processing rrace Protocols acy Components mories ard Memory Controllers External Memory Interfaces	-¢¢→ avs		1415. T	Ĭ
Google Components Geographic Controller: External Memory Controller: External Memory Controller: External Memory Interfaces ⊕ Memory Interfaces ⊕ Memory Models ⊕ Pattern Generators On-Chip SDRAM If Components pherals cessor Additions cessors	avm	Avalon Memory Mapped Slave	ddr2 syscik	
a Signar rocessing race Protocols acy Components nories and Memory Controllers External Memory Interfaces	4 9711	Avalon Memory Mapped Master	[clock]	T
acy Components mories and Memory Controller: External Memory Interfaces	🛛 adc	ADC_Interface	1.1.1	
acy Components External Memory Controllers External Memory Interfaces	aso_adc_tata	Avalon Streaming Source	adc_clk	
Hence and workers y control of a workers y interfaces Memory Interfaces Memory Models Pattern Generators On-Chip SSRAM tir Components ipherals cessor Additions ocaoore S		Avalon Nemory Mapped Slavo	ddr2_syscik	a 0x00000aD
Americal Method y interfaces Americal Method y interfaces Americal Methods Additions Coccoors Social	🖂 adc_dma_4ch	adc_dma	[sys_clock]	
Memory Models Pattern Generators On-Chip SSRAM Ifi Components ipherals cessor Additions ccaoors V	⊷ γ → asi_adu	Avalori Streaming Sink	adc_clk	
Pattern Cenerators On-Chip SDRAM ipherals cessor Additions ccooors S	-¢-+-¢→ avs	Avalon Memory Mapped Slave	ddr2_syscik	→ 0x0000000 → 8
On-Chip SDRAM Ilir Components ipherals cessor Additions ccessors	avn	Avalon Memory Mapped Master	ddr2_syscik	I
SDRAM	□ dac	dac_comroller	[asi_clk]	
Iir Components pherals cessor Additions cessors	→ ↓ ♦ → asi	Avalon Streaming Sink	adc_clk	
pherals	🛛 dac_dma_4ch	dac_dms	[sys_clock]	
cessor Additions	aso aso	Avalon Streaming Source	adc_clk	
cossora	avm 🛏	Avaion Memory Mapped Master	ddr2_syscik	
	– C – O → avs	Avalon Memory Mapped Slave	ddr2_syscik	🖦 0x00000120 🖂 🛛
	B SYNC	SYNC controller	ado olk	
	–Ç—Q→ avs	Avalon Memory Mapped Slave	ddr2_syscik	
ec and mage Processing	Mode	Mode_controller	adc_clk	L L
	-çç→ avs	Avalon Memory Mapped Slave	ddr2_syscik	
	–°,–––°,––> ⊞ vxe	VXS_controller	ddr2_eyeclk	
		PID (Parallel I/O)	ddr2_syscik	
	C C > ⊞ spi_cdce62005	SPI (S Wire Serial)	ddr2_syscik	→ 0x0000300 > 5
	-CO-→ ⊡ spi_ads62p49	SPI (3 Wre Serial)	ddr2_sysclk	
	-çç-→ ⊞ spl_dac32#3	SPI (3 Whe Serial)	ddr2_syscik	
· · · · ·	🗄 sys_timer	Interval Timer	ddr2_syscik	0 2000000 - 00000

System Integration Tool Example

Comporent Library	Target Clock Settings	On-Chip Memory (RAM or ROM)
Project Wew component dac dma	Vame Source osc_cik External adc_cik External dur2_syscik dur2.s	WTZ MegaCore attera_avalon_onchip_memory2 Documentation 50.0 75.0 Block Diagram Documentation
Custom Instruction Modules Interfaces Glinerface Gl	Use Connections Name V Gru instruction_master data_master jtag_debug_module Cou brudge	tiso.3 clock ■ clk1 avalon ■ s1 reset ■ reset1
VXS_controller		
Memories and Memory Controllers epcs54_controler External Memory Interfaces	s1 cpu_vme_ram	Dual-port access
i⊟-Memory Interfaces i⊟-DDR2	S1 ddr2 s1 W	Single clock operation Read During Write Mode:
Peripherals brary Avalon Verification Suite	✓ ☑ cpu_to_pridge ✓ ☑ sysid ✓ ☑ itag_uart ✓ ☑ vme	Block type: Auto
-Bridges and Adapters -Debug Components -Digital Signal Processing	avs avm	Size Data width: 32
Hinterface Protocols Hegacy Components Hemories and Memory Controllers	aso_adc_data	Total memory size: 131072 bytes
	asiadc avs	Read latency
	✓ dac asi ∀ dac dac	Slave s1 Latency: 2 V Slave s2 Latency: 1 V
Merlin Components IPeripherals IPL_	aso → avs	Memory initialization
Processor Additions	✓ □ SYNC → avs ✓ Node	✓ Initialize memory content ■ Enable non-default initialization file
™viαeo a∩d Image Processing	→ avs ✓ U vs ✓ D pic cdce60005	User created initialization file: ram
	✓ ⊞ spi_cdcc62005 ✓ ⊞ spi_adc62p49 ✓ ⊞ spi_adc32k3	Enable In-System Memory Content Editor feature Instance ID: NONE
lew Edit 🗍 Add	Remove Edit	Address

Summary - the FPGA Pitch

- Sure things...
 - FPGA are now the acknowledged leader of cutting edge fast DSP applications where speed and flexibility are needed
 - Accelerator Control and Instrumentation is already using FPGAs to implement fast online applications, especially feedback & control
 - The size, speed, and feature sets continue to grow by leaps and bounds
 - Today's mid level chips are offering features only available in high end chips just a few years ago at a fraction of the cost
 - Design tools are getting closer to traditional programming and becoming easier to use

Looks promising...

- Use of FPGA's to implement online orbit measurements and optic calcuations which could be used for realtime feedback
- The next step is cluster and mesh architectures using FPGAs to further increase the processing power
- It could happen..
 - FPGA based co-processors for dedicated calculations
 - FPGA based super computers which configure their hardware to optimize the performance for the algorithms being used

Thanks for Your Attention!

