The Joint Accelerator Conferences Website (JACoW) is an international collaboration that publishes the proceedings of accelerator conferences held around the world.
TY - CONF AU - Dusatko, J.E. ED - Yamazaki, Yoshishige ED - Raubenheimer, Tor ED - McCausey, Amy ED - Schaa, Volker RW TI - Evaluation of the Xilinx RFSoC for Accelerator Applications J2 - Proc. of NAPAC2019, Lansing, MI, USA, 01-06 September 2019 CY - Lansing, MI, USA T2 - North American Particle Accelerator Conference T3 - 4 LA - english AB - As electronic technology has evolved, accelerator system functions (e.g. beam instrumentation, RF cavity field control, etc.) are increasingly performed in the digital domain by sampling, digitizing, processing digitally, and converting back to the analog domain as needed. A typical system utilizes analog to digital (ADC) and digital to analog (DAC) converters with intervening digital logic in a field programmable gate array (FPGA) for digital processing. For applications (BPMs, LLRF, etc.) requiring very high bandwidths and sampling rates, the design of the electronics is challenging. Silicon technology has advanced to the state where the ADC and DAC can be implemented into the same device as the FPGA. Xilinx, Inc. has released a muti-GHz sample rate RF System on Chip (RFSoC) device. It presents many advantages for implementing accelerator and particle detector systems. Because direct conversion is possible, RF analog front/back end and overall system design is simplified. This paper presents the results of an evaluation study of the RFSoC device for accelerator and detector work, including test results. It then discusses possible applications and work done at SLAC. PB - JACoW Publishing CP - Geneva, Switzerland SP - 483 EP - 486 KW - controls KW - detector KW - electron KW - interface KW - instrumentation DA - 2019/10 PY - 2019 SN - 2673-7000 SN - 978-3-95450-223-3 DO - doi:10.18429/JACoW-NAPAC2019-TUPLS13 UR - http://jacow.org/napac2019/papers/tupls13.pdf ER -