



and then converted to LVDS signals by a voltage translator to be accepted by FPGA.

To run a NiosII soft core inside the FPGA, a 32MB SDRAM is used as the RAM for the CPU, and an 8MB serial FLASH is used to store the configure information of FPGA and the software of NiosII.

The outputs of digital phase detectors inside FPGA go through active filters to generate analog outputs. A four-channel operational amplifier is used to build these filters.

All these components are mounted on a four-layer PCB board. To minimize the phase noise caused by the difference in the traces' length, all the traces of the differential digital signals and the output to the filters are the same lengths.

## FIRMWARE DESIGN

The FPGA firmware is designed with Verilog and comprised of two phase detectors, frequency counters and the hardware of NiosII.

### Digital Phase Detector

As described above, there are two phase detectors in the LLRF system. One is the tuning phase detector while the other one is the loop phase detector.

The output of the tuning phase detector should be proportional to the error of cavity resonance frequency and the loop frequency. The input range of the tuning phase detector should be  $2\pi$ . In addition, there is no dead zone around zero output which is the tuned point. This design adopts the type 4 edge triggered phase detector as the tuning phase detector. The characteristic curve of the tuning phase detector is symmetric. The phase detection range is  $-\pi$  to  $\pi$ , and the gain is  $1/\pi$ . To eliminate the dead zone, a delay circuit is added to the reset path of the flip-flop, as shown in Fig. 2.




Figure 2: Tuning phase detector

The phase loop is acting like a PLL. The phase detector for the phase loop is different from the tuning phase detector. For the tuning phase detector, the two input signals are always the same frequency, but for the phase loop phase detector, it is acting like a frequency detector more than a phase detector. To speed up the pull-in process, an asymmetric phase detector is used. This phase detector is comprised of a phase detector and a frequency discriminator, as shown in Fig. 3. Away from locking, the phase detector becomes a frequency discriminator and the output of the phase detector is locked to logic high or logic low to pull the loop frequency

towards the reference frequency. The timing waveforms are shown in Fig. 4.




Figure 3: Frequency/phase detector




Figure 4: Timing of frequency/phase detector

### Frequency Counters

Limited by the narrow band of the cavity, the precision of the frequency counter should be better than 10Hz. The previous design of the frequency counter counts the pulse directly. The accuracy of this kind of counter is related to the input frequency. To improve the performance, two frequency counters based on equal precision measurement method are designed to calculate the reference frequency and the loop frequency independently and then calculate the frequency error. The equal precision measurement uses two counters to count the time base signal and the input signal, as shown in Fig. 5. The two counters are enabled at the same time and the enable gate is controlled by the input signal. If the frequency of time base signal is  $f_s$ , the number in counter#1 is  $N_s$ , the number in counter#2 is  $N_x$ , then the input frequency would be [6]:

$$f_x = N_x * \frac{f_s}{N_s} \quad (1)$$

Eq. (1) indicates that  $f_x$  has no relationship with the measurement time T. In the period T, if the error of counter#1 is  $|\Delta N_s|$ , then it has to be  $|\Delta N_s| \leq 1$ . From Eq. (1), the another frequency that could be:

$$f'_x = \frac{f_s}{N_s + \Delta N_s} * N_x \quad (2)$$

The measurement error is given by:

$$\Delta f_x = f_x - f'_x = N_x f_s \left( \frac{1}{N_s} - \frac{1}{N_s + \Delta N_s} \right) \quad (3)$$

Noticed that  $N_x f_s = N_s f_x$ , the relative error is given by:

$$\frac{\Delta f_x}{f_x} = \frac{\Delta N_s}{N_s + \Delta N_s} \leq \frac{1}{N_s + 1} < \frac{1}{N_s} = \frac{1}{f_s \cdot T} \quad (4)$$

Eq. (4) indicates that the relative error is inverse proportion to time base frequency and measurement time T. To reduce the relative error, the time base frequency and T should be increased.




Figure 5: Frequency counters in FPGA

## TEST

The frequency/phase detector and the counter board is tested on the test bench of LLRF system. The board is first tested by two signal generator whose 10MHz reference clock is connected together to provide two phase coherent signals. The phase detectors are tested from 5MHz to 500MHz. The results show that the tuning phase detector can run at maximum 220MHz, while the phase loop phase detector can run at maximum 400MHz. The result of the phase detector working on the designed frequency (200MHz) and maximum frequency is shown in Fig. 6 and Fig. 7.




Figure 6: Test result at 200MHz




Figure 7: Test result at 400MHz

The frequency discriminator, constituted by the four frequency counters, is also tested on the test bench. Because of the equal precision method, the frequency discriminator can be tested at a lower frequency. The high precision signal generator, whose minimum frequency is 0.001Hz and maximum frequency is 120MHz, is used to test the frequency discriminator. The frequency error of the two signal generator is set to 1Hz. The frequency discriminator has been tested for 24 hours to collect data. During this time, 50000 data is collected by the computer. The statistics of the data shows that 55% of the results is 1Hz, and the other two possibility is 0Hz(25%) and 2Hz(20%), as shown in Fig. 8.

After the bench test, the board is installed on the LLRF system for the ACM system. All the requirement for the




Figure 8: Test result of frequency discriminator

frequency/phase detector and counter of the LLRF system is satisfied by the new daughter board and it can provide higher precision feedback for the system.

## CONCLUSION

An FPGA based frequency/phase detector and the counter is developed. This design supports four channel discriminations of RF frequencies/phases. Preliminary tests show that the frequency/phase detector for phase loop has a bandwidth of 400MHz, the tuning phase detector for tuning loop has a bandwidth of 200MHz, and the resolution of the frequency discriminator can reach as high as 1Hz. The phase-frequency detector has been successfully applied to the Accelerator Cryo Module (ACM) system and the requirement of the low-level RF control system has been satisfied.

## REFERENCES

- [1] Mike Lavery, Ken Fong, Qiwen Zheng, *et al.* DESIGN AND TESTING OF THE TRIUMF ISACII HIGH- $\beta$  RF CONTROL SYSTEM. Proceedings of Linear Accelerator Conference LINAC2010, Tsukuba, Japan,2010.
- [2] K. Fong, S. Fang, and M. Lavery. A DIGITAL SIGNAL PROCESSOR BASED RF CONTROL SYSTEM FOR THE TRIUMF ISAC RFQ PROTOTYPE. LINAC 96,1996.
- [3] Q. Zheng\*, K. Fong, and M. Lavery. TRIUMF CYCLOTRON BOOSTER FREQUENCY TUNING SYSTEM. Proceedings of CYCLOTRONS 2010, Lanzhou, China,174-176,2010.
- [4] K. Fong, M. Lavery and Q.W. Zheng. SELF-TUNING REGULATOR FOR ISAC 2 SUPERCONDUCTING RF CAVITY TUNER CONTROL, Proceedings of LINAC08, Victoria, BC, Canada,2008.
- [5] K. Fong, M. Lavery and Q.W. Zheng. AM-PM CONVERSION INDUCED INSTABILITY IN AN I/Q FEEDBACK CONTROL LOOP, Proceedings of LINAC08, Victoria, BC, Canada,2008.
- [6] Guoli Li, Xuming Liu, Lixin Zhai. Design of equal precision cymometer based on FPGA and SCM, Electronic Design Engineering, 2013, **21**: 171-173.