ASYNCHRONOUS DRIVER EVALUATION AND DEVELOPMENT FOR DIGITAL SYSTEMS AT THE ARGONNE TANDEM LINEAR ACCELERATING SYSTEM*

C. E. Peters†, J. Reyna, D. Stanton, Argonne National Laboratory, Lemont, USA

Abstract

The ATLAS (Argonne Tandem Linear Accelerating System) accelerator at Argonne National Laboratory, near Chicago, IL, has recently been upgraded via the addition of a pulsed mode Electron Beam Ion Source (EBIS). Pulsed operation requires finer levels of control of various digital systems like fast switching high-voltage power supplies and remotely controlled function generators. Additionally, pico-level and femto-level ammeters need per-device zero calibration and correction to accurately read beam intensities. As the facility moves away from fast register-based analog signals, new and slower digital protocols adversely affect the perceived execution time of the control system. This work presents options, research, and results of implementing an asynchronous layer between high level user interfaces and the low level communication drivers in order to increase the perceived responsiveness of the system. Solutions are evaluated ranging from in-house codes, which implement system-wide mutual exclusion and prioritization, to drivers available from the EPICS control system. Key performance criteria include ease of implementation, cross platform availability, and overall robustness.

INTRODUCTION

The ATLAS accelerator is located at the United States Department of Energy’s Argonne National Laboratory in the suburbs of Chicago, Illinois. It is a National User Facility capable of delivering ions from hydrogen to uranium [1] for low energy nuclear physics research in order to perform analysis of the fundamental properties of the nucleus. The majority of the current control system has been based on a CAMAC Serial Highway [2] (SH) architecture since the 1980s. Access to this hardware bus from software relies on PCI based personality cards which in turn connect to the serial highway. While this system is clearly outdated from a technology progress perspective, it continues to provide distributed serial networking with low latency and high reliability. This improves the perceived responsiveness of the control system and allows simple single-threaded access via the use of the operating system’s register-based PCI subsystem interface.

Moving away from CAMAC and fast register access has commonly been accomplished by interfacing to (non-CAMAC) serial devices in the form of USB/RS-232/RS-485 specifications. However these devices use slower baud rates and typically control more complicated devices. This results in longer latency delays for each command. It should be noted this application is for a ‘slow’ control system and all values are only updated at about ~1-2Hz.

ATLAS Control System Software Description

The ATLAS Control System (ACS) group only consists of 2 – 5 full-time members, depending on the definition includes students and temporary assignments. Therefore, a third-party vendor Vista Control Systems, Inc. [3] is used to provide software libraries to supplement the creation of database structures, operator interfaces, logging tools, etc. The EPICS control system is acknowledged to be the largest and most comprehensive offering in the space, however the amount of overhead to implement and maintain a large and diverse open-source package can be prohibitive for small groups. Even borrowing individual modules like the EPICS Asyn driver [4] can be resource prohibitive unless the group has already committed to the full EPICS ecosystem.

BENCHMARKS

In order to implement a modern solution to register base CAMAC which do not cause the main operator interface (OPI) to lock, we need to understand the current level of latency in the existing software/hardware loop.

CAMAC/PCI/OPI Latency

- Single core 400 MHz Alphaserver 1200 CPU running OpenVMS 8.2 with idle CPU usage and 1GB memory.
- Kinetic Systems 2115 PCI Serial Highway Driver running in byte-wise mode at 2.5MHz clock speed
- Single 16-bit CAMAC NAF Operations

<table>
<thead>
<tr>
<th>Operation</th>
<th># of Calls</th>
<th>Time</th>
<th>Latency</th>
</tr>
</thead>
<tbody>
<tr>
<td>16-bit Read</td>
<td>1,000,000</td>
<td>47 sec</td>
<td>47 µSec</td>
</tr>
<tr>
<td>16-bit Write</td>
<td>1,000,000</td>
<td>47 sec</td>
<td>47 µSec</td>
</tr>
<tr>
<td>Fast Process*</td>
<td>100,000</td>
<td>38 sec</td>
<td>380 µSec</td>
</tr>
<tr>
<td>OPI Slider</td>
<td>5000</td>
<td>262 sec</td>
<td>5,240 µSec</td>
</tr>
</tbody>
</table>

* A Data acquisition process running at its fastest software loop

Non-CAMAC Serial Latency

It is noted here that raw CAMAC latency is quite low (see Table 1). This will be difficult to match. However as more and more software overhead is added, the latency for each loop of software adds to the hardware latency, and the actual required latency of any replacement system becomes more reasonable. The fastest process running on the SH is only about 0.5msec of latency, and the human interfaces

* This work was supported by the U.S. DOE, Office of Nuclear Physics, under Contract DE-AC02-06CH11357. The research used resources of ANL’s ATLAS Facility, a DOE Office of Science User Facility.
† ChrisPeters@anl.gov

WEPHA119

Software Technology Evolution
(sliders) execute 10 times that at ~5 milliseconds. Table 2 represents latency testing on alternatives to CAMAC serial highway communication architectures.

These times can now be compared to modern serial:
- Single core Intel Pentium 4 at 2.8GHz running Scientific Linux 6.7 with idle CPU usage and 1GB memory.
- Weinner CC-USB CAMAC Crate Controller
- Linux TCP/IP Packets with 16-bit payload.

Table 2: Non-Camac Serial Execution Latencies

<table>
<thead>
<tr>
<th>Operation</th>
<th># of Calls</th>
<th>Time</th>
<th>Latency</th>
</tr>
</thead>
<tbody>
<tr>
<td>16-bits@57600 (theoretical)</td>
<td>N/A</td>
<td>277 µSec</td>
<td></td>
</tr>
<tr>
<td>USB CAMAC</td>
<td>1,000,000</td>
<td>265 sec</td>
<td>265 µSec</td>
</tr>
<tr>
<td>TCP@100Mbit</td>
<td>1,000,000</td>
<td>293 sec</td>
<td>293 µSec</td>
</tr>
<tr>
<td>Keithly6514 (single read)</td>
<td>N/A</td>
<td>30,000 µSec</td>
<td></td>
</tr>
</tbody>
</table>

The overall conclusion of this testing is that the existing CAMAC latency is in the ~40µSec range and modern serial replacements are about an order of magnitude more. This drives motivation to develop our own set of software layers which provide multi-threaded support such that the operators do not notice a significant increase in lag.

**ASYNCHRONOUS SOLUTION**

We can now assemble a list of requirements for our new software layer which will enable highly responsive applications for this specific set of ACS software libraries.

**Requirements**

The software solution should be simple and be based primarily on Linux, as this is the common operating system of the ACS. It should use native operating system primitives to accomplish locking and memory sharing. In addition, this layer should be aware of priorities of executing threads determined by assigning a write higher priority than read. In general the C language is used unless there are specific object-oriented runtime advantages.

**Architecture**

It is important to note that VSystem is based on a remote procedure call (RPC) signalling system which spawns multiple processes accessing a single channel. Therefore there are 2 processes running handler code as shown in Figure 1.

**Shared Memory Port Locking Algorithm**

There are two sets of procedures depending on if the call to the serial handler is a high priority or a low priority. At this time, there are only 2 implemented priorities. In the example below, the main OPI thread spawns a worker thread and immediately returns, allowing the user to continue interacting with other devices or functions.

In summary, a high priority thread needs to reserve only the mutex, but a low priority thread has to reserve both the mutex and the semaphore thereby causing a higher probability the higher thread will execute first.

**Higher Priority Thread**

1. Call “sem_wait” on a semaphore in shared memory to signal other threads a high priority thread is waiting.
2. Once semaphore is locked, it signals that other lower priority threads have paused and we are clear to run.
3. Attempt to lock shared memory’s port mutex to acquire rights to the shared serial port.
4. Now that we have acquired the port, “sem_post()” the high priority semaphore to signal no longer waiting.
5. Do long running serial transaction....
6. When done, call pthread_cond_broadcast() on the semaphore to wake up sleeping low priority threads.
7. Finally, unlock the port mutex to release the port.

**Low Priority Thread**

1. Block on attempting to lock shared memory’s mutex to acquire rights to the port (note: no semaphore lock).
2. Call sem_getvalue() to determine if there is currently a higher priority thread waiting, if not do transaction.
3. If the value returned by sem_getvalue() is zero, then enter a conditional wait loop. The conditional wait also releases the mutex allowing other processes run.
4. Get woken up by a signal from high priority thread when the port mutex is acquired by our process.
5. Once the high priority semaphore is non-zero, do long running serial transaction.
6. Call pthread_cond_broadcast() on the semaphore to wake up any other sleeping low priority threads.
7. Finally, unlock the port mutex to release the port.

**Shared Memory Layout**

A note about shared memory is that it is assumed any process has already acquired a pointer to this section by supplying a common handle identifier across processes. struct stSharedMemVars

```c
{ pthread_mutex_t mutex;
  pthread_cond_t conditionVar;
  sem_t semHighPriority;
};
```

The purpose of the mutex is to represent “mutual exclusive” access to a resource like a serial port. The purpose of
the condition variable is to signal low priority threads to sleep and be woken up asynchronously when a higher priority thread completes. The purpose of the high priority semaphore is to maintain a count of the number of processes system wide that are high priority, and then asynchronously signal the other processes to wake-up and resume attempting to lock the shared resource (port).

IMPLEMENTATION AND TESTING

The asynchronous and multi-threaded method described above has been implemented in the ACS in two different pieces: 1.) An example high-level handler for Keithley Picoammeter 6514 device driver has been re-written such that blocking calls to the lower serial layer are moved to their own “threadEntry” function with new calls to spawn those threads, and 2.) The lower level serial device code has been modified to implement the locking algorithm based on shared memory described in the “Algorithm” sections above.

**For the following tests an artificial 0.5 second delay was added to the serial port driver to simulate a particularly low baud rate or long running process.**

- Send Qty 4 high priority commands to the device simultaneously, verify main thread returns quickly.
- Send Qty 4 high priority commands to the device simultaneously, and verify the low priority threads wait.

Figure 2: Main OPI thread returns in <1mS.

Figure 3: Low priority threads sleeping.

• Send Qty 4 high priority commands to the device simultaneously, verify main thread returns quickly.
• Send Qty 4 high priority commands to the device simultaneously, and verify the low priority threads wait.

At the same time this is happening, Figure 3 shows a second monitor process polling 2 values from the device. When the high priority threads run, the block execution of the lower priority threads. We can see the low priority threads sleeping, but still returning control to the calling thread within several microseconds. Eventually the low priority threads get released from their conditional wait and begin sending messages once again.

CONCLUSION

The purpose of this work is to implement asynchronous and priority based threading on top of the regular serial port driver code. While this type of layer is common in control systems like EPICS which have a single process per port, it does not come for free on other software packages. We have demonstrated that by using a combination of shared memory space, shared mutex and condition variables, and careful thread management, a similar feature to EPICS Asyn can be implemented and drastically decreases perceived execution time of the control system to lower than at least the ~13mS theoretical latency of the human eye itself [5].

ACKNOWLEDGEMENTS

This work was supported by the U.S. Department of Energy, Office of Nuclear Physics, under Contract No. DE-AC02-06CH11357. The research used resources of ANL’s ATLAS Facility, a DOE Office of Science User Facility.
REFERENCES


