The Joint Accelerator Conferences Website (JACoW) is an international collaboration that publishes the proceedings of accelerator conferences held around the world.
TY - CONF AU - Christian, G.B. AU - Abbott, M.G. AU - Abiven, Y.-M. AU - Bisou, J. AU - Cobb, T.M. AU - Colborne, C.A. AU - Cousins, A.M. AU - Garrick, P. AU - Langlois, F. AU - Minolli, S.M. AU - Renaud, G. AU - Thibaux, G. AU - Trafford, T.E. AU - Uzun, I.S. AU - Zhang, S. ED - White, Karen S. ED - Brown, Kevin A. ED - Dyer, Philip S. ED - Schaa, Volker RW TI - PandABlocks - a Flexible Framework for Zynq7000-Based SoC Configuration J2 - Proc. of ICALEPCS2019, New York, NY, USA, 05-11 October 2019 CY - New York, NY, USA T2 - International Conference on Accelerator and Large Experimental Physics Control Systems T3 - 17 LA - english AB - The PandABlocks framework comprises the FPGA logic, TCP server, webserver, boot sources and root filesystem, developed for the PandABox platform by Diamond Light Source and Synchrotron Soleil, for advanced beamline scanning applications. The PandABox platform uses a PicoZed System-on-Module, comprising a Zynq-7030 SoC, coupled to a carrier board containing removable position encoder modules, as well as various input and outputs. An FMC connector provides access to ADC/DACs or additional I/O, and gigabit transceivers on the Zynq allow communication with other systems via SFP modules. Specific functions and hardware resources are represented by functional blocks, which are run-time configurable and re-wireable courtesy of multiplexed data and control buses shared between all blocks. Recent changes to the PandABlocks framework are discussed which allow the auto-generation of the FPGA code and tcl automation scripts, using Python and the jinja2 templating engine, for any combination of functional blocks and SFP/FMC modules. The framework can target hardware platforms other than PandABox and could be deployed for other Zynq-based applications requiring on-the-fly reconfigurable logic. PB - JACoW Publishing CP - Geneva, Switzerland SP - 682 EP - 686 KW - FPGA KW - hardware KW - framework KW - detector KW - controls DA - 2020/08 PY - 2020 SN - 2226-0358 SN - 978-3-95450-209-7 DO - doi:10.18429/JACoW-ICALEPCS2019-TUAPP05 UR - https://jacow.org/icalepcs2019/papers/tuapp05.pdf ER -