JACoW logo

Joint Accelerator Conferences Website

The Joint Accelerator Conferences Website (JACoW) is an international collaboration that publishes the proceedings of accelerator conferences held around the world.


BiBTeX citation export for TUAPP05: PandABlocks - a Flexible Framework for Zynq7000-Based SoC Configuration

@InProceedings{christian:icalepcs2019-tuapp05,
  author       = {G.B. Christian and M.G. Abbott and Y.-M. Abiven and J. Bisou and T.M. Cobb and C.A. Colborne and A.M. Cousins and P. Garrick and F. Langlois and S.M. Minolli and G. Renaud and G. Thibaux and T.E. Trafford and I.S. Uzun and S. Zhang},
% author       = {G.B. Christian and M.G. Abbott and Y.-M. Abiven and J. Bisou and T.M. Cobb and C.A. Colborne and others},
% author       = {G.B. Christian and others},
  title        = {{PandABlocks - a Flexible Framework for Zynq7000-Based SoC Configuration}},
  booktitle    = {Proc. ICALEPCS'19},
  pages        = {682--686},
  paper        = {TUAPP05},
  language     = {english},
  keywords     = {FPGA, hardware, framework, detector, controls},
  venue        = {New York, NY, USA},
  series       = {International Conference on Accelerator and Large Experimental Physics Control Systems},
  number       = {17},
  publisher    = {JACoW Publishing, Geneva, Switzerland},
  month        = {08},
  year         = {2020},
  issn         = {2226-0358},
  isbn         = {978-3-95450-209-7},
  doi          = {10.18429/JACoW-ICALEPCS2019-TUAPP05},
  url          = {https://jacow.org/icalepcs2019/papers/tuapp05.pdf},
  note         = {https://doi.org/10.18429/JACoW-ICALEPCS2019-TUAPP05},
  abstract     = {The PandABlocks framework comprises the FPGA logic, TCP server, webserver, boot sources and root filesystem, developed for the PandABox platform by Diamond Light Source and Synchrotron Soleil, for advanced beamline scanning applications. The PandABox platform uses a PicoZed System-on-Module, comprising a Zynq-7030 SoC, coupled to a carrier board containing removable position encoder modules, as well as various input and outputs. An FMC connector provides access to ADC/DACs or additional I/O, and gigabit transceivers on the Zynq allow communication with other systems via SFP modules. Specific functions and hardware resources are represented by functional blocks, which are run-time configurable and re-wireable courtesy of multiplexed data and control buses shared between all blocks. Recent changes to the PandABlocks framework are discussed which allow the auto-generation of the FPGA code and tcl automation scripts, using Python and the jinja2 templating engine, for any combination of functional blocks and SFP/FMC modules. The framework can target hardware platforms other than PandABox and could be deployed for other Zynq-based applications requiring on-the-fly reconfigurable logic.},
}