




Saving Costs and Increasing Data Throughput in MicroTCA.4 by Hardware Concept Extension and Optimization of Data Transfer Performance

ONE TECHNOLOGY MULTIPLE SOLUTIONS

EicSys Jalmuzna Wojciech N.A.T. Vollrath Dirksen wojciech.jalmuzna@eicsys.eu vollrath@nateurope.com mtca-helpdesk@desy.de support@mtca.eu





Saving Costs & Increasing Data Throughput Agenda



Motivation

- Hardware Concept Extension
- Optimization of Data Transfer Performance
- Description of Life Demo
- Summary



Motivation




• Desy uses MTCA.4, Core-i7, IO boards with FPGA and PCIexpress

Saving Costs and Increasing Data Throughput

- EicSys analyse such system for optimization and better reuse in other projects
- Goal is to demonstrate how to
 - maximize the number of IO slots in MicroTCA.4 systems
 - save development time normally caused by different IO drivers
 - use different PCIexpress data xfr speeds in one system
 - optimize PCIexpress IO data bandwidth to CPU
 - save CPU time for data processing normally waste for IO reading
 - demonstrate data bottlenecks and solutions to overcome them








- Motivation
- Hardware Concept Extension
- Optimization of Data Transfer Performance
- Description of Life Demo
- Summary








eicSys GmbH

slide 5 I © 2013 N.A.T. GmbH I All trademarks and logos are property of their respective holders






eicSys GmbH

slide 6 I © 2013 N.A.T. GmbH I All trademarks and logos are property of their respective holders






slide 7 I © 2013 N.A.T. GmbH I All trademarks and logos are property of their respective holders

eicSys GmbH





eicSys GmbH



- Which one is the Root Complex?
- Unused space above MCH
- Unused space behind MCH

◎ 。 —	(m) (m)								
0	0	Ο.							
•••••									
	AMC								
	MCH1 AMC	PU3 PU4							
0	0								
0		0							
◎ 。 ■	Ann 3007 (0) (0)	•							



- Which one is the Root Complex?
- Unused space above MCH
- Unused space behind MCH

slide 10 I © 2013 N.A.T. GmbH I All trademarks


0				78	TBAY								0
•				C	15							-	°
0				(0								۰.
			******	•••••		•••••		••••		•••••			
PIH PU2	MCH1 AMC	AMC AMC	AMC AM		AMC 7		AMC 9	AMC 10	AMC 11	AMC 12	MCH2		PU4
22													
				•••••		****		••••					•••••
0	_	_	_		0	-	-	-	-	-	-	-	0
				5.00	990Y								°
° –				-	x							_	0




- Which one is the Root Complex?
- Unused space above MCH
- Unused space behind MCH

0					C	a They							 0
◎ 。 ━					ŀ	8							0
0						0							 Ο.
							•••••			•••••			
PU1 PU2	MOH1 A	NC AMC	AMC A	MC AN	IC AM	AMC	AMC 8	AMC 9	AMC 10	AMC 11	AMC 12	MCH2	PU4
8.8													
88	۰												
	1				•••••		•••••						 *****
0						0							0
0					F	w. 7907							°
◎ 。 ━					C	NE OK							0

- Which one is the Root Complex?
- Unused space above MCH
- Unused space behind MCH






- Unused space above MCH
- Unused space behind MCH


																0	\$	
• •	-							6	10							-	°	
0					••••				••••								• .	
			+ HDD + GPX	+ HDD + GPX	AMC 3	AMC 4	AMC 5	AMC 6	AMC 7	AMC 8	AMC 9	AMC 10	AMC 11	AMC 12	MCH2		PU4	
		•	CPU	CPU				••••	•	••••						•••••	•	
0 0 0	-							r	-								°	
					CPU + HDD + GPX	0 0 0 0 0 0 0 0 0 0	O O O O O V PU2 V V O O O	PU2 HERE AND		PU2 HEHT HOLD HAME AME AME AME AME AME TO THE REPORT OF TH	PU2 HERE DE LA AMC AMC AMC AMC AMC AMC AMC AMC AMC AM	PU2 HERE HAD	PU2 HERE HAD HOLD AND AND AND AND AND AND AND AND AND AN	PU2 MCH AMC A		PU2 MCH2 PU2 MCH4 PU2 PU2 MCH4 PU2 PU2 PU2 PU2 PU4 PU2 PU4 PU2 PU4 PU2 PU4 PU2 PU4	PUZ HICH H H H H H H H H H H H H H H H H H	PU2 HCHT H H H H H H H H H H H H H H H H H






- Unused space above MCH
- Unused space behind MCH

											0	Ą	
© ° —	 			7 m Th	0						 -	° •	
0	 			0								• .	
PU2	CPU + HDD + GPX	NC AMC 3 4	AMC 5	AMC /	AMC 7	AMC /	AMC /	AMC A	MC AN	AC 2	PU3	PU4	
0				0								0	
© ° —				Rep. 190	n i						-	° 0	




- Unused space above MCH
- Unused space behind MCH

69		0 %	
	о о	• .	
	D + C X A A A A A A A A A A A A A A A A A A		
	PU2 NCH H H H H H H H H H H H H H H H H H H	PU4	
	• •	0	5




- Unused space above MCH
- Unused space behind MCH

C	8	•
	° ©	
° °	° .	
MCH MCH MCH MCH MCH MCH MCH MCH	PU4	
0 0	0	
	° ©	



- Unused space above MCH
- Unused space behind MCH


		0 %
	700 (1907 01 (29)	_ °©
0	°	<u> </u>
	•	
	<mark>-</mark>	
•	•	•
	8.00.3007 	



- Unused space above MCH
- Unused space behind MCH


°		750 TOV 10 (0)	_ °©
0		0	• .
	CPU + HDD + GPX CPU + HDD + GPX CPU + HDD + GPX	AMC AMC AMC AMC AMC AMC 5 6 7 8 9 10	AMC AMC MCH2 PH3 PH4
0		•	
© ° —		848-390v 10 10	■ °

Empequeu megratea control system



- Unused space above MCH
- Unused space behind MCH


	(740 TBay) (10)	
0	0	0 0.
	+ GPX + GPX + GPX	
	Xd5 + QQH + Od5 Xd5 + QQH + Od5 H Od7 + Od0 Xd5 + QQH + Od5 H Od7 + Od0 H + Od5 H Od5 H Od5 H + Od5 H	
0	•	0
© ° =	(NIX-396Y) () () () ()	• °



- Unused space above MCH
- Unused space behind MCH


Image: Second	
Difference <th></th>	

Empequeu megratea control system




- Unused space above MCH
- Unused space behind MCH

0 %	
о <u>о</u> .	
HERE HERE HERE HERE HERE HERE HERE HERE	•
PILE PLID MCHT PLID M	•
• • •	
	· •




- Unused space above MCH
- Unused space behind MCH

		0 <i>%</i>
© ° —	/as Tar/ 	°_
0	°	<u> </u>
	+ GPX + GPX + GPX + GPX	
AA AA	CPU + HDD + GPX CPU + HDD + GPX CPU + HDD + GPX CPU + HDD + GPX CPU + HDD + GPX 1/0	MC AMC AMC AMC 12 PH3 PH4
	CPU CPU CPU	
0	0	•
© ° =	A40.7800 30 (jk)	




- Unused space above MCH
- Unused space behind MCH

	748 TB07 48	
° –		0
0	0	۰.
	CPU + HDD + GPX CPU + HDD + GPX CPU + HDD + GPX CPU + HDD + GPX I/O I/O I/O	MC AMC AMC AMC MCH2 PUIS PUIS 10 11 12 PUIS PUIS PUIS
0	•	0
0	Non-Theor	0




- Unused space above MCH
- Unused space behind MCH

© ° =	/**	100V 10 (3)	• °
0		 o	• .
	王 王 王	Free Slot	
	CPU CPU CPU	•	
0		•	٠




- Unused space above MCH
- Unused space behind MCH

																0	Ă,	
	_						File They)							_		0	
•								j									0	
0							0										• .	
		CPU + HDD + GPX	1/0	0/1	0/1	0/1	Free Slot	Free Slot	AMC 11	AMC 12								
													••••				•	
•		-	-	-	-	-	0		-	-	-	-	-	-	-		0	ł.
							RAN. TRUY								-		ू	




- Unused space above MCH
- Unused space behind MCH

0 %	
ο ο.	
CPU + HDD + GPX CPU + HDD + GPX	
CPU + HDD + GPX CPU + HDD + CPX CPU + HDD + CPX CPU + HDD + CPX CPU + HDD + CPX CPU + HDD + CPX	
+ HDD + + HDD + + HDD + + HDD + 1/0 1/0 1/0 1/0 1/0	
+ HDD + HDD - I/O - I/O	
	1




- Unused space above MCH
- Unused space behind MCH

0 9	£
	0
° °	
CPU + HDD + GPX CPU + HDD + GPX I/O I/O I/O I/O I/O I/O Free Slot Free Slot Free Slot	
	0




- Unused space above MCH
- Unused space behind MCH

																(D &	
(•						File They HS]							-	° °	
	N C		+ GPX	+ GPX	+ GPX	+ GPX	••••				t	t	t	t				
	800-1000 W	0	CPU + HDD + GPX	CPU + HDD + GPX	CPU + HDD + GPX	CPU + HDD +	0/1	0/1	0/1	0/1	Free Slot	Free Slot	Free Slot	Free Slot				
	õ	•	CPL	CPL	CPL	CPL		•							•			
(AND THEY HE DK								-		




- Unused space above MCH
- Unused space behind MCH

															0 %	
© °	-						File They HS							 -		
0							0							 	0	
800-1000 W		CPU + HDD + GPX	1/0	1/0	1/0	1/0	Free Slot	Free Slot	Free Slot	Free Slot						
0							0								0	
	-						RAB. 3907 RB (K)							-		
0							×]						 	0	



- Unused space above MCH
- Unused space behind MCH

														C) <i>%</i>	
© °	I					Fig. Tay HS								-	° •	
0						0	••••								Ο.	
800-1000 W	00.	CPU + HDD + GPX	CPU + HDD + GPX CPII + HDD + GPX	CPU + HDD + GPX	1/0	1/0	0/1	0/1	Free Slot	Free Slot	Free Slot	Free Slot				
õ		CPL		CPL									•			•
•	_	_	_	_	-	0		-	-	-	-	-	_	_	•	1
© _ —	1					RABI TRUTY									ں ّ	



- Unused space above MCH
- Unused space behind MCH


															(0 %	
	0						Fain TBoy)								0	
	◎ 。 ━						15 (N									• •	
	0						0									Ο.	
•	800-1000 W		CPU + HDD + GPX CPU + HDD + GPX	CPU + HDD + GPX	CPU + HDD + GPX	0/1	0/1	0/1	0/1	Free Slot	Free Slot	Free Slot	Free Slot	•			•
															1000		
	•	_	_	-	-		0 100.7007		-	-	-	-	-	-	_	0	
	© _ —						8									• •	

NAT-MCH, double-width with µRTM ComExpress Carrier

- Saves 1 slot for CPU and minimum 1 slot for storage
- 7 Slot MTCA.4-Chassis: full feature MCH, Core-i7, 512 GB and 7 IO slots ٠

N.V.N.

12 Slot MTCA.4 chassis: 2 full feature MCH, 2 Core-i7, 1 TB, 12 IO slots •




slide 32 I © 2013 N.A.T. GmbH I Al Tademarks and logos are property of their respective holders

NAT-MCH, double-width with µRTM ComExpress Carrier

- Saves 1 slot for CPU and minimum 1 slot for storage
- 7 Slot MTCA.4-Chassis: full feature MCH, Core-i7, 512 GB and 7 IO slots ٠

V.V.K.

12 Slot MTCA.4 chassis: 2 full feature MCH, 2 Core-i7, 1 TB, 12 IO slots •



slide 33 I © 2013 N.A.T. GmbH I All rademarks and logos are property of their respective holders


ComExpress allow future upgrade Options of interest

- ComExpress Type-6
- Available Processors
 - Core-i7 (Ivy-Bridge)
 - 4 Core-i7 35W(SV)
 - 2 Core-i7 25W(LV)
 - 2 Core-i7 17W (ULV)
 - PowerPC (QorIQ-P1022)
 - VIA (Eden, Nano)
- Memory
 - Up to 8 Gbyte DDR3 incl ECC
- Display-Ports
- SATA
- USB3.0





MCH demanded by SLAC and Desy **NAT-MCH-PHYS**



slide 35 I © 2013 N.A.T. GmbH I All trademarks and logos are property of their respective holders

Embedded Integrated Control System

Out of the Box experience Save Desy Support Resources





slide 36 I © 2013 N.A.T. GmbH I All trademarks and logos are property of their respective holders

eicSys GmbH

Up to 6 PCIexpress-Cluster Configuring the Data Plane



Select Host AMCs (Upstream) for each virtual switch that shall be enabled first. Select Host AMCs (Non-Transparent Upstream) for each virtual switch that shall be enabled afterwards. Select which AMCs shall be connected to each virtual switch as downstream in the end.

Virtual Switch	Upstream AMC	NT-Upstream AMC	A M C 1	A M C 2	A M C 3	A M C 4	A M C 5	A M C 6	A M C 7	A M C 8	A M C 9	A M C 10	A M C 11	A M C 12
none			0	0	0	0	0	0	0	0	0	0	0	0
Virtual Switch 0	AMC1 🔽	- none - 💌	۲	۲	۲	۲	0	0	0	0	0	0	0	0
Virtual Switch 1	AMC5 💌	- none - 💌	0	0	0	0	۲	۲	۲	۲	0	0	0	0
Virtual Switch 2	AMC 9 🔽	- none - 💌	0	0	0	0	0	0	0	0	۲	۲	۲	۲
Virtual Switch 3	- none - 💌	-none- 💌	0	0	0	0	0	0	0	0	0	0	0	0
Virtual Switch 4	-none- 💌	-none- 💌	0	0	0	0	0	0	0	0	0	0	0	0
Virtual Switch 5	-none- 💌	-none - 💌	0	0	0	0	0	0	0	0	0	0	0	0

Apply

You need to click apply to save your changes.

Save current configuration to PCIe EEPROM

Restore current configuration from PCIe EEPROM

Disable PCIe Virtual Switches


Disable

slide 37 I © 2013 N.A.T. GmbH I All trademarks and logos are property of their respective holders



Backplane Topology MTCA.4 Multiple differential Connections & Transfers

Backplane Topology 7-slot Physics, 23005-466 (28.09.2011)







N. N. R.

slide 38 I © 2013 N.A.T. GmbH I All trademarks and logos are property of their respective holders

Saving Costs & Increasing Data Throughput Agenda



- Motivation
- Hardware Concept Extension
- Optimization of Data Transfer Performance
- Description of Life Demo
- Summary








- Direct memory access (DMA) allows subsystem to get access to the memory independently of the CPU
- Most efficient way to access the memory
- In case of PCIe max performance can be achieved due do large frame sizes

Implementation must be done on all levels of application (firmware, driver, software)

Flexibility ! Many ways to implement it, we just show one of possibilities.



- Virtex 5 based PCIe endpoint
- IRQ based notifications at the end of transfer



On firmware level, DMA transfer is relatively simple






- Most of the work is done here, there is a lot of OS limitations:
 - Limitations of a single DMA transfer
 - Buffers on the kernel side or user side
 - It is even possible to reserve buffers in physical memory during system start-up
 - IRQ handling
- To get max performance some improvements to the firmware are needed
 - for example double buffering of scatter lists
 - circular buffer for scatter lists, etc.).
 - It is always balance between performance and required resources.

What has been chosen for live demo?

Software layer Optimization of Data Transfer Performance

- Control over the firmware using IOCTL functions provided by the driver
- Buffers for data are allocated on application side
- Application (doocs or epics) receives SIGUSR1 when acquisition buffers are ready
- For performance evaluation, dedicated app has been implemented – it transfers large blocks of data from several boards.







Saving Costs & Increasing Data Throughput Agenda




- Motivation
- Hardware Concept Extension
- Optimization of Data Transfer Performance
- Description of Life Demo
- Summary



Description of Live Demo SIS8300 – digitizer board





- MTCA.4 digitizer board
- 10 analog channels
- Virtex 5 FPGA
- PCIe x4 GEN1 capability

Boxards are running eicSys **uni_daq_firmware**



Description of Live Demo MTCA.4 Chassis, 4 AMCs, MCH + COMex



- All software tools showed in the presentation
- EPICS demo (data readout and visualization)
- DOOCS demo (data readout and visualization)
- Demonstration of basic uni_daq_firmware framework functions

Please visit us at the exhibition



MTCA.4 Debugging Inventory



show_fru

FRU Device State Name							
0	MCH	 M4	NMCH-CM				
3	mcmc1	M4	NAT-MCH-MCMC				
5	AMC1	M4	SIS8300				
6	AMC2	M4	SIS8300				
7	AMC3	M4	SIS8300				
8	AMC4	M4	TAMC900-10				
40	CU1	M4	Cooling Unit				
50	PM1	M4	PDM				
60	Clk1	M4	MCH-Clock				
61	Hub1	M4	MCH-PCIe				
64	RTM1	M4	MCH-RTM-ComEx				



MTCA.4 Debugging Power Budget

show_pm

PM1: - online, primary(fru 50) : budget 50.0 A (alloc 25.3 A avail 24.7 A)
 chan FRU FruId primPM secPM PS1 POn ENA MP PP Amps
1 MCH1 3 1 - y y y y 3.8
2 MCH2 4
3 CU1 40 1 - y - y y y 2.5
4 CU2 41
5 AMC1 5 1 - y - y y y 5.0
6 AMC2 6 1 - y - y y y 5.0
7 AMC3 7 1 - y - y y y 5.0
8 AMC4 8 1 - y - y y y 4.0
9 AMC5 9 1
10 AMC6 10 1
11 AMC7 11
12 AMC8 12
13 AMC9 13
14 AMC10 14
15 AMC11 15
16 AMC12 16


slide 48 I © 2013 N.A.T. GmbH I All trademarks and logos are property of their respective holders



N.N.

Description of Live Demo PCIe Gen1 and Gen3 configurations







slide 49 I © 2013 N.A.T. GmbH I All trademarks and logos are property of their respective holders

MTCA.4 Debugging E-Keying

show_ekey

.

EKeying information - activated Links: ------AMC FRU State Channel Type Port

AMC1 5 M4 0 PCIe 4 <-> MCH1 Fabric D downstream Gen 1, no SSC 5 <-> MCH1 Fabric E downstream Gen 1, no SSC 6 <-> MCH1 Fabric F downstream Gen 1, no SSC 7 <-> MCH1 Fabric G downstream Gen 1, no SSC

- AMC2 6 M4 0 PCIe 4 <-> MCH1 Fabric D downstream Gen 1, no SSC 5 <-> MCH1 Fabric E downstream Gen 1, no SSC 6 <-> MCH1 Fabric F downstream Gen 1, no SSC 7 <-> MCH1 Fabric G downstream Gen 1, no SSC
- AMC3 7 M4 0 PCIe 4 <-> MCH1 Fabric D downstream Gen 1, no SSC 5 <-> MCH1 Fabric E downstream Gen 1, no SSC 6 <-> MCH1 Fabric F downstream Gen 1, no SSC 7 <-> MCH1 Fabric G downstream Gen 1, no SSC



slide 50 I © 2013 N.A.T. GmbH I All trademarks and logos are property of their respective holders

MTCA.4 Debugging Result of PCI express Training

show_link_state

AMC 1 Port 4 is PCIe - x4 - 2,5 GT/s AMC 1 Port 5 is PCIe - x4 - 2,5 GT/s AMC 1 Port 6 is PCIe - x4 - 2.5 GT/s AMC 1 Port 7 is PCIe - x4 - 2,5 GT/s AMC 2 Port 4 is PCIe - x4 - 2.5 GT/s AMC 2 Port 5 is PCIe - x4 - 2,5 GT/s AMC 2 Port 6 is PCIe - x4 - 2,5 GT/s AMC 2 Port 7 is PCIe - x4 - 2,5 GT/s AMC 3 Port 4 is PCIe - x4 - 2,5 GT/s AMC 3 Port 5 is PCIe - x4 - 2.5 GT/s AMC 3 Port 6 is PCIe - x4 - 2,5 GT/s AMC 3 Port 7 is PCIe - x4 - 2,5 GT/s AMC 4 Port 4 is PCIe - x4 - 2,5 GT/s AMC 4 Port 5 is PCIe - x4 - 2,5 GT/s AMC 4 Port 6 is PCIe - x4 - 2.5 GT/s AMC 4 Port 7 is PCIe - x4 - 2.5 GT/s local RTM link status: Ethernet - 1000Base-BX **PCle - x4 – 8 GT/s**



Description of Live Demo Benchmark results



CPU PCIe Conf	1 [MB/s]	2 [MB/s]	3 [MB/s]	4 [MB/s]	bandwidth [MB/s]	max [MB/s]	link usage [%]
PCIe x4 GEN1	829.75	432.09 431.19	287.44 287.16 287.45	215.60 215.55 215.64 215.62	862.41	914.28 1000	94.32
PCIe x2 GEN3	828.82	813.24 812.68	556.20 553.08 556.24	417.46 415.48 417.46 417.47	1667.87	1801.14 1970	92.6
PCIe x4 GEN3	?	?	?	?		3602.28 3940	
PCIe x16 GEN3	?	?	?	?			

For more details please visit our live demo on the exhibition



slide 52 I © 2013 N.A.T. GmbH I All trademarks and logos are property of their respective holders

Saving Costs & Increasing Data Throughput Agenda



- Motivation
- Hardware Concept Extension
- Optimization of Data Transfer Performance
- Description of Life Demo
- Summary




Bottleneck Analysis



- Processing Power
 - Increase number of CPU cores => power consumption
 - Additional AMC-CPU boards => PCIexpress Clustering, NT-Mode
 - Alternative: Freescale QorIQ-P4080 (8 cores), P5040 (64-Bit)
- Data Path
 - PCIexpress Gen1 (4 *2.5 Gbaud= 10 Gbaud, 10b/8b coding, 20% overhead)
 - PCIexpress Gen2 (4 * 5 Gbaud = 20 Gbaud, 10b/8b coding)
 - PCIexpress Gen 3 (4 * 8 Gbaud = 32 Gbaud, 128b/130b coding, 1,54% overhead)
 - PCIe 3.0's 8 GT/s bit rate effectively delivers 985 MB/s per lane, double speed of PCEe 2.0
 - Increase number of lanes to Central CPU => 16 lanes



Solution 1: **External Processing Power**






N. R.

slide 55 I © 2013 N.A.T. GmbH I All trademarks and logos are property of their respective holders

Embedded Integrated Control Systems

Solution 2: NAT-MCH-RTM-COMex-i7 with16 PCIexpress lanes



slide 56 I © 2013 N.A.T. GmbH I All trademarks and logos are property of their respective holders

Embedded Integrated Control Systems

N.A.

Thank you very much! **Questions?**

Jalmuzna Wojciech

wojciech.jalmuzna@eicsys.eu

Vollrath Dirksen

vollrath@nateurope.com mtca-helpdesk@desy.de support@mtca.eu

www.eicsys.eu www.nateurope.com





