CHARACTERIZATION TESTS OF A STRIPLINE BEAM POSITION MONITOR FOR THE CLIC DRIVE BEAM* 

A. Benot-Morell, IFIC (CSIC-UV), Valencia, Spain and CERN, Geneva, Switzerland  
L. Søby, CERN, Geneva, Switzerland  
A. Faus-Golfe, J.J. Garcia-Garrigós, IFIC (CSIC-UV), Valencia, Spain  
J.M. Nappa, J. Tassan-Viol, S. Vilalte, IN2P3-LAPP, Annecy-le-Vieux, France  
S. Smith, SLAC National Accelerator Lab, Menlo Park CA, USA

Abstract
A prototype of a stripline Beam Position Monitor (BPM) with its associated readout electronics has been developed at CERN in collaboration with SLAC, LAPP and IFIC. In this paper, the design and simulations of the BPM with the analog readout chain and the BPM test bench are described, and the results of the first characterization tests are presented. The position resolution and accuracy parameters are expected to be below 2µm and 20µm respectively for a beam with a bunching frequency of 12GHz, an average current of 101A and a machine repetition rate of 50Hz. 

INTRODUCTION
CLIC, an electron-positron linear collider proposed to probe the TeV energy scale, is based on a two-beam scheme where RF power to accelerate a high energy luminosity beam is extracted from a high current Drive Beam (DB), whose decelerator requires more than 40000 quadrupoles, each holding a BPM. These BPMs face several challenges, as they will be operating close to the Power Extraction and Transfer Structures (PETS) and the accuracy requirements are demanding (20µm). They must be compact, inexpensive and operate below waveguide cut-off to ensure locality of position signals, ruling out processing at the natural 12GHz bunch spacing frequency. Also wakefields, and hence longitudinal impedance, must be kept low. A compact conventional stripline BPM with signals processed below 40MHz was found to meet requirements. Laboratory characterization of the manufactured prototype and the designed analog readout chain is needed before testing the system with beam at the 3rd CLIC Test Facility (CTF3). We have focused on electronics performance, system linearity and sensitivity parameters. 

SYSTEM DESIGN

Stripline BPM
The designed model is compact, built into the quadrupole vacuum chamber, each electrode with an angular coverage of 45º, a characteristic impedance of 50Ω and electrode length L, of 25mm. The transfer function of the BPM has nulls at multiples of c/(2L), including at the natural bunch spacing frequency of 12GHz. L is chosen so that the response to a multi-bunch train only shows the first and last pair of bunches, being the rest cancelled (Fig. 1). Other relevant design parameters are summarized in Tab. 1.
Table 1: Drive Beam Stripline BPM Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Diameter</td>
<td>24 mm</td>
<td>Stripline ID</td>
</tr>
<tr>
<td>Stripline length</td>
<td>25 mm</td>
<td></td>
</tr>
<tr>
<td>Width</td>
<td>12.5 % of circumference</td>
<td></td>
</tr>
<tr>
<td>Impedance</td>
<td>50 Ω</td>
<td></td>
</tr>
<tr>
<td>Duct aperture</td>
<td>23 mm</td>
<td>In decelerator</td>
</tr>
<tr>
<td>Resolution</td>
<td>2 µm</td>
<td>Full train</td>
</tr>
<tr>
<td>Accuracy</td>
<td>20 µm</td>
<td></td>
</tr>
<tr>
<td>Temporal resolution</td>
<td>10 ns</td>
<td>BW &gt; 20 MHz</td>
</tr>
</tbody>
</table>

The signal processing will be performed at baseband, between 4 and 40MHz, to avoid non-local confounding signals, mainly coming from the PETS, starting at 7.6GHz, the cut-off frequency of the TE_{11} mode for a circular waveguide of 23mm pipe aperture. The position signal for a full multi-bunch train is estimated in a stripline BPM as \(x=(r/2)\Delta \Sigma\), being \(r\) the pipe radius and \(\Delta\) and \(\Sigma\) the difference and sum of opposed electrode signals. Further details of the design can be found in [1].

**Readout Electronics**

An analog shaping circuit, mainly an integration/low-pass filtering, is needed to perform a correct acquisition of the electrode signals, since the pulses at the output doublet are expected to be very intense and narrow in the presence of a beam with a 240ns train of bunches and 10ps bunch length. The resulting electrode signal should reflect beam position and intensity during the passage of a multi-bunch train, but should return to zero in time to allow acquisition of the next train.

The combination of filters found in simulations to perform an optimal shaping is the following: a 4MHz 1\(^{st}\) order low-pass filter, a 20MHz 1\(^{st}\) order low-pass filter and a 35MHz 2\(^{nd}\) order low-pass filter. A scheme of the BPM readout chain is presented in Fig. 2.

In order to guarantee a good impedance matching in the processing bandwidth, the 2\(^{nd}\)-order filter has been implemented as an input diplexer crossing at 35MHz, the 20MHz filter as a bridged-T structure and the 4MHz filter as the feedback loop of the Analog-to-Digital-Converter (ADC) driving amplifier stage, which performs single-ended to differential conversion.

A 14-bit digitizer of up to 125MS/s has been selected, with a ±1V differential input range, from ±0.4V to ±1.4V. For testing purposes the sampling rate has been set to 96MS/s, synchronized with CTF3 acquisition. With an Effective Number of Bits (ENOB) of 11.8, the ADC noise for the maximum signal in the described input range is about 162µVRms, above 5 times the integrated noise for the analog chain, 30µVRms. Under these conditions, the analog chain will not degrade the acquisition, with the ADC noise being the main contributor to the total noise.

In order to enable acquisition of the lowest charge beams considered for commissioning [2], the inclusion of a programmable attenuator and a Low-Noise Amplifier (LNA) between the 20MHz filter and the ADC driving stage is currently needed, although next generation ADCs with higher dynamic range and better resolution might eliminate this requirement.

The combination of filters found in simulations to perform an optimal shaping is the following: a 4MHz 1\(^{st}\) order low-pass filter, a 20MHz 1\(^{st}\) order low-pass filter and a 35MHz 2\(^{nd}\) order low-pass filter. A scheme of the BPM readout chain is presented in Fig. 2.

In order to guarantee a good impedance matching in the processing bandwidth, the 2\(^{nd}\)-order filter has been implemented as an input diplexer crossing at 35MHz, the 20MHz filter as a bridged-T structure and the 4MHz filter as the feedback loop of the Analog-to-Digital-Converter (ADC) driving amplifier stage, which performs single-ended to differential conversion.

A 14-bit digitizer of up to 125MS/s has been selected, with a ±1V differential input range, from ±0.4V to ±1.4V. For testing purposes the sampling rate has been set to 96MS/s, synchronized with CTF3 acquisition. With an Effective Number of Bits (ENOB) of 11.8, the ADC noise for the maximum signal in the described input range is about 162µVRms, above 5 times the integrated noise for the analog chain, 30µVRms. Under these conditions, the analog chain will not degrade the acquisition, with the ADC noise being the main contributor to the total noise.

In order to enable acquisition of the lowest charge beams considered for commissioning [2], the inclusion of a programmable attenuator and a Low-Noise Amplifier (LNA) between the 20MHz filter and the ADC driving stage is currently needed, although next generation ADCs with higher dynamic range and better resolution might eliminate this requirement.

The combination of filters found in simulations to perform an optimal shaping is the following: a 4MHz 1\(^{st}\) order low-pass filter, a 20MHz 1\(^{st}\) order low-pass filter and a 35MHz 2\(^{nd}\) order low-pass filter. A scheme of the BPM readout chain is presented in Fig. 2.

In order to guarantee a good impedance matching in the processing bandwidth, the 2\(^{nd}\)-order filter has been implemented as an input diplexer crossing at 35MHz, the 20MHz filter as a bridged-T structure and the 4MHz filter as the feedback loop of the Analog-to-Digital-Converter (ADC) driving amplifier stage, which performs single-ended to differential conversion.

A 14-bit digitizer of up to 125MS/s has been selected, with a ±1V differential input range, from ±0.4V to ±1.4V. For testing purposes the sampling rate has been set to 96MS/s, synchronized with CTF3 acquisition. With an Effective Number of Bits (ENOB) of 11.8, the ADC noise for the maximum signal in the described input range is about 162µVRms, above 5 times the integrated noise for the analog chain, 30µVRms. Under these conditions, the analog chain will not degrade the acquisition, with the ADC noise being the main contributor to the total noise.

In order to enable acquisition of the lowest charge beams considered for commissioning [2], the inclusion of a programmable attenuator and a Low-Noise Amplifier (LNA) between the 20MHz filter and the ADC driving stage is currently needed, although next generation ADCs with higher dynamic range and better resolution might eliminate this requirement.

For small deviations around the centre, the expected resolution for a full train is 1.22µm and, for small deviations around the half pipe aperture is about 2.5µm. Resolution measurements are planned with beam, considering the full system noise, not only the contribution of the ADCs. Further improvements are expected with oncoming generations of digitizers.

**Resolution**

For small deviations around the centre, the expected resolution for a full train is 1.22µm and, for small deviations around the half pipe aperture is about 2.5µm. Resolution measurements are planned with beam, considering the full system noise, not only the contribution of the ADCs. Further improvements are expected with oncoming generations of digitizers.

The signal processing will be performed at baseband, between 4 and 40MHz, to avoid non-local confounding signals, mainly coming from the PETS, starting at 7.6GHz, the cut-off frequency of the TE_{11} mode for a circular waveguide of 23mm pipe aperture. The position signal for a full multi-bunch train is estimated in a stripline BPM as \(x=(r/2)\Delta \Sigma\), being \(r\) the pipe radius and \(\Delta\) and \(\Sigma\) the difference and sum of opposed electrode signals. Further details of the design can be found in [1].

**Readout Electronics**

An analog shaping circuit, mainly an integration/low-pass filtering, is needed to perform a correct acquisition of the electrode signals, since the pulses at the output doublet are expected to be very intense and narrow in the presence of a beam with a 240ns train of bunches and 10ps bunch length. The resulting electrode signal should reflect beam position and intensity during the passage of a multi-bunch train, but should return to zero in time to allow acquisition of the next train.

The combination of filters found in simulations to perform an optimal shaping is the following: a 4MHz 1\(^{st}\) order low-pass filter, a 20MHz 1\(^{st}\) order low-pass filter and a 35MHz 2\(^{nd}\) order low-pass filter. A scheme of the BPM readout chain is presented in Fig. 2.

In order to guarantee a good impedance matching in the processing bandwidth, the 2\(^{nd}\)-order filter has been implemented as an input diplexer crossing at 35MHz, the 20MHz filter as a bridged-T structure and the 4MHz filter as the feedback loop of the Analog-to-Digital-Converter (ADC) driving amplifier stage, which performs single-ended to differential conversion.

A 14-bit digitizer of up to 125MS/s has been selected, with a ±1V differential input range, from ±0.4V to ±1.4V. For testing purposes the sampling rate has been set to 96MS/s, synchronized with CTF3 acquisition. With an Effective Number of Bits (ENOB) of 11.8, the ADC noise for the maximum signal in the described input range is about 162µVRms, above 5 times the integrated noise for the analog chain, 30µVRms. Under these conditions, the analog chain will not degrade the acquisition, with the ADC noise being the main contributor to the total noise.

In order to enable acquisition of the lowest charge beams considered for commissioning [2], the inclusion of a programmable attenuator and a Low-Noise Amplifier (LNA) between the 20MHz filter and the ADC driving stage is currently needed, although next generation ADCs with higher dynamic range and better resolution might eliminate this requirement.

The extraction of the position signal is done by deconvolution of the theoretical impulse response of the full system, BPM and readout chain, with the acquired multi-bunch train response.

**Calibration**

Calibration must be performed online and transparently to operations. The selected procedure consists of implementing a 1-bit Digital-to-Analog Converter (DAC) to inject white noise in the processing bandwidth. One electrode of each plane will be used as calibration input for the other plane (Fig. 2).

**Resolution**

For small deviations around the centre, the expected resolution for a full train is 1.22µm and, for small deviations around the half pipe aperture is about 2.5µm. Resolution measurements are planned with beam, considering the full system noise, not only the contribution of the ADCs. Further improvements are expected with oncoming generations of digitizers.
WIRE CHARACTERIZATION TEST

The full BPM system has been tested in laboratory to check the performance of the electronics and evaluate the linearity, sensitivity, electrical offset and overall precision parameters for each coordinate plane. A 0.2mm diameter wire has been used to emulate the beam passing through the BPM. As it is not currently possible to emulate the CLIC Drive Beam 10ps bunches, a 240ns long pulse has been used as excitation, acting as a multi-bunch train. A stripline BPM behaves as a differentiator at low frequencies, where its transfer function (Fig. 1) can be linearly approximated. The expected output signal of the BPM is then a pair of pulses present during the rise and fall time intervals of the input signal.

As the electronics performs a time integration, any signal shape having the same area provokes the same output signal, as long as it does not spread beyond the time constant of the highest-frequency filter in the chain (4.5ns for the 35MHz filter). Each of the pulses at the electrode output can then emulate, for electronics testing purposes, the positive- and negative-polarity pair of bunches present at the beginning and end of the real multi-bunch train response (Fig. 1).

A fast 10A current generator with 4ns rise time was used to feed an input signal into the test setup, although after impedance matching the current going into the BPM was 1.87A. The acquisition was performed at 96MS/s with 8192 points and an 83µs acquisition window.

The ADC output signals for a centered wire are shown in Fig. 3, having an amplitude maximum of approximately 130mV and performing the required pulse shaping, being able to return to zero at the end of each test pulse.

Table 2: Sensitivity and Linearity Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>V Sensitivity</td>
<td>( S_v = (119.43 ± 0.40) \text{ mV}^{-1} )</td>
</tr>
<tr>
<td>H Sensitivity</td>
<td>( S_h = (114.29 ± 1.37) \text{ mV}^{-1} )</td>
</tr>
<tr>
<td>V Electrical Offset</td>
<td>( EOS_v = (0.16 ± 0.01) \text{ mm} )</td>
</tr>
<tr>
<td>H Electrical Offset</td>
<td>( EOS_h = (-0.21 ± 0.05) \text{ mm} )</td>
</tr>
<tr>
<td>V overall precision</td>
<td>( \sigma_v = 22.89 \text{ µm} )</td>
</tr>
<tr>
<td>H overall precision</td>
<td>( \sigma_h = 148.84 \text{ µm} )</td>
</tr>
</tbody>
</table>

CONCLUSIONS AND FUTURE WORK

The performance of the electronics is satisfactory as the signal shaping and levels are within the expected ones. Tests have also been performed for linearity in the half-aperture range, sensitivity and nonlinearity contribution to the overall precision. Another test is foreseen to align the BPM with the magnetic center of the quadrupole using the same wire to eliminate the alignment error. The longitudinal impedance of the BPM and possible high-frequency effects on the electrode response will be measured using the test bench and method proposed in [3]. These results will have to be confirmed with beam tests in CTF3, scheduled for summer 2012.

REFERENCES