The EPICS-Based Control and Interlock System of the Belle II PXD

Michael Ritzert, Heidelberg University for the DEPFET collaboration

Introduction

The Belle II e+e- collider experiment at KEK will include a new pixelated detector (PXD) based on DEPFET technology as the innermost layer. This detector requires a complex control and readout infrastructure consisting of several ASICs and FPGA boards. We present the architecture and EPICS-based implementation of the control, alarm, and interlock systems and their interconnectivity to other legacy and heterogeneous subsystems. The interface to the NSM2-based Belle II run-control to orchestrate the PXD startup sequence is also presented. An installation of CSS is used to implement the user interface. The alarm system uses CSS/BEAST, and is designed to robustly minimize spurious alarms. The interlock system consists of two main parts: a hardware-based system that triggers on adverse environmental (temperature, humidity, radiation) conditions, and a software-based system. Strict monitoring including the use of heartbeat ensures permanent protection and fast reaction times. Especially the power supply system is permanently monitored for malfunctions, and all user inputs are verified before they are sent to the hardware. The control system is embedded into a larger slow-control landscape that also incorporates archiving, logging, and reporting in a uniform workflow for the ease of daily operation.

Problem: Many reasons for wrong voltage output. Create a meaningful alarm message:

<table>
<thead>
<tr>
<th>Enabled (9)</th>
<th>Set Voltage (1)</th>
<th>Actual Voltage (4)</th>
<th>Mode (7)</th>
<th>State (8)</th>
</tr>
</thead>
<tbody>
<tr>
<td>no</td>
<td>1.8 V</td>
<td>0.0 V</td>
<td>CV</td>
<td>OK</td>
</tr>
<tr>
<td>no</td>
<td>1.8 V</td>
<td>1.8 V</td>
<td>CV</td>
<td>Over-Voltage</td>
</tr>
<tr>
<td>yes</td>
<td>1.8 V</td>
<td>1.5 V</td>
<td>CV</td>
<td>Under-Current</td>
</tr>
<tr>
<td>yes</td>
<td>1.8 V</td>
<td>1.5 V</td>
<td>CC</td>
<td>Over-Voltage</td>
</tr>
<tr>
<td>yes</td>
<td>1.0 V→1.8 V</td>
<td>1.5 V</td>
<td>CV</td>
<td>OK</td>
</tr>
<tr>
<td>yes</td>
<td>1.8 V</td>
<td>2.0 V</td>
<td>CC</td>
<td>Over-Voltage</td>
</tr>
<tr>
<td>yes</td>
<td>1.8 V</td>
<td>1.8 V</td>
<td>CV</td>
<td>OK</td>
</tr>
</tbody>
</table>

EPICS database structure to calculate alarms for a power supply channel. “Expected” voltage (2) is 0.0 V, when the channel is off. noalarm (6) is high for one second after the expected voltage changes.

- The implemented logic first calculates the voltage expected at the load.
- When it changes, it defines a one-second period during which mismatches are ignored to give the power supply time to react.
- The actual alarm state then also considers the current mode of the channel to differentiate between over-current and under-voltage conditions.

The PXD Control System

- Based on EPICS and CSS.
- BEAST alarm system.
- Scientific Linux 7 from RPM installation.
- Various devices and interfaces to handle:
  - FPGA via IPbus.
  - ASICs via JTAG.
  - PLCs via Modbus.
  - FPGA via a memory-mapped interface (with the IOC running on the on-chip PowerPC).
  - Power Supplies via CHROMOSOME, a fault-tolerant middleware with heartbeats.
  - ATCA crates and computing servers via IPMI.
  - Bragg fibre interrogators for environment monitoring via a proprietary protocol via Ethernet.
  - Belle II runcontrol via Network Shared Memory 2 (NSM2).
- Complex state machine to bring up the system in a safe way.
  - First digital power to the ASICs, then configuration of the ASICs, finally analog power.
  - About 100 steps implemented via the EPICS sequencer module.
- Configuration Database to store the information required to start a run.
- Hardware and Software Interlocks for the Power Supply system.
- Validation of all user input to prevent dangerous setins from reaching the power supplies.

Logging Integration

Problem: Log messages from IOCs should not be overlooked.

- C++ library for IOCs and other services.
- Automatic backtrace generation when the application crashes.
- Messages passed on via the STOMP protocol to ActiveMQ.
- JMS2RDB stores the messages in an RDB.
- CSS to display the messages from all sources in one view.

Acknowledgement

This work was supported by the German Federal Ministry of Education and Research (BMBF).

Current Status:
- All devices under control via EPICS.
- System integration is ongoing.

Deployment Plans:
- Next milestone is a testbeam in early 2016.
- One SC installation for a partial PXD system on the beam line during the commissioning phase of the accelerator.
- One SC installation for the PXD detector in the assembly room.